Développement de modèles pour l'évaluation des performances ...

Bibliographie
[ELDO]
[ELDO UDM manual]
[Elmasry 82]
[Ernst 99]
[Ernst 99]
ELDO, www.mentor.com
Eldo UDM/GUDM User’s Manual, www.mentor.com
M. I. Elmasry “Capacitance Evaluation in MOSFET VLSI” IEEE Electron Device Lett., vol.3,
no. 1, jan 82, pp.6-7.
T. Ernst, D. Munteanu, S. Cristoloveanu, T. Ouisse, S. Horiguchi, Y. Ono. “Investigation of
SOI MOSFETs with ultimate thickness”, Microelectronics Engineering, Vol.48, pp.339-342,
1999.
T. Ernst and S. Cristoloveanu, “The GP concept for the reduction of short-channel effect in
fully depleted SOI devcies”, SOI Technology and Device IX, Electrochem. Soc., Pennington,
pp.329, 1999.
tel-00820068, version 1 - 3 May 2013
[Ernst 02]
[Ernst 07]
T. Ernst, C. Tinella, C. Raynaud, S. Cristoloveanu “Fringing fields in sub-0.1 lm fully
depleted SOI MOSFETs: optimization of the device architecture” Solid State Electronics
Journal 46, pages 373-378, 2002.
T. Ernst, R. Ritzenthaler, O. Faynot et S. Cristoloveanu “A Model of Fringing Fields in Short-
Channel Planar and Triple-Gate SOI MOSFETs” IEEE Trans. On Electron Devices, Vol. 54,
n°6, pp.1366-1375 , juin 2007.
[Fenouillet 11] C. Fenouillet-Beranger, P. Perreau, L. Tosti, O. Thomas, J-P. Noel, T. Benoist, O. Weber, F.
Andrieu, A. Bajolet, S. Haendler, M. Cassé, X. Garros, K.K. Bourdelle, F. Boedt, O. Faynot, F.
Boeuf “Low power UTBOX and Back Plane (BP) FDSOI technology for 32nm node and
below” in poceedings of ICICDT 2011.
[Fenouillet 12]
C.Fenouillet-Beranger, P. Perreau, O. Weber, I. Ben-Akkez, A. Cros, A. Bajolet, S. Haendler,
P. Fonteneau, P. Gouraud, E. Richard, F. Abbate, D. Barge, D. Pellissier-Tanon, B. Dumont,
F. Andrieu, J. Passieux, R. Bon, V. Barral, D. Golanski, D. Petit, N. Planes, O. Bonin, W.
Schwarzenbach, T. Poiroux, O. Faynot, M. Haond, F. Boeuf “Enhancement of Devices
Performance of hybrid FDSOI/Bulk Technology by using UTBOX sSOI substrates” in VLSI
Tech. Dig., 115-116, 2012.
[Fischetti 01]
[Flandre 10]
[Fleury 09]
[FlexPDE]
M.V. Fischetti, D.A. Neumayer et E.A. Cartier. “Effective electron mobility in Si inversion
layers in metal-oxide-semiconductor systems with a high-k insulator : The role of remote
phonon scattering”. Journal of Applied Physics, vol. 90, no. 9, pages 4587 – 608, 2001.
D. Flandre, V. Kilchytska, and T.Rudenko “gm/Id Method for Threshold Voltage Extraction
Applicable in Advanced MOSFETs With Nonlinear Behavior Above Threshold” IEEE
Electron Device Lett., Vol. 31, NO. 9, Sept. 2010 pp 930-932.
D. Fleury « Contribution à l’étude expérimentale du transport dans les transistors de
dimensions déca-nanométriques des technologies CMOS sub-45nm. » Thèse de doctorat,
de l’institut polytechnique de Grenoble, soutenue publiquement en 2009.
www.pdesolutions.com
245