Développement de modèles pour l'évaluation des performances ...

Bibliographie
Understanding”. In 2008 International Electron Devices Meeting. Technical Digest, pages
245 – 248.
[Wei 09]
[Wei 11]
[Wei 12]
L. Wei, F. Boeuf, D. Antoniadis, T. Skotnicki, and H.-S. P. Wong “Exploration of Device
Design Space to Meet Circuit Speed Targeting 22nm and Beyond” in International SSDM
conference 2009.
L. Wei, F. Boeuf, T. Skotnicki, and H.-S. P. Wong, “Parasitic Capacitances: Analytical
Models and Impact on Circuit-Level Performance” IEEE Trans. Electron Devices, vol. 58,
no. 5, May. 2011, pp. 1361–1370.
L. Wei, O. Mysore, D. Antoniadis “Virtual-Source-Based Self-Consistent Current and
Charge FET Models: From Ballistic to Drift-Diffusion Velocity-Saturation Operation” IEEE
Trans. Electron Devices, vol. 59, no. 5, may 2012, pp. 1263-1272.
tel-00820068, version 1 - 3 May 2013
[Westlinder 03] J. Westlinder, T. Schram, L. Pantisano, E. Cartier, A. Kerber, G. S. Lujan, J. Olsson and G.
Groeseneken “On the Thermal Stability of Atomic Layer Deposited TiN as Gate Electrode
in MOS Devices” in IEEE Electron Device Letters, Vol. 24, No. 9, Sep. 2003.
[Wong 87]
[Wong 98]
[Wu 07]
[Yang 83]
H.S.P. Wong, M.H. White, T.J. Krutsick, R.V. Booth “Modeling of transconductance
degradation and extraction of threshold voltage in thin oxide MOSFETs” , Solide-State
Electronics, v 30, no 10, Sept. 1987, pp 953-968.
H.S.P. Wong, D. J. Frank, and P. M. Solomon “Device Design Considerations for Double-
Gate, Ground-Plane, and Single-Gated Ultra-Thin SO1 MOSFET's at the 25 nm Chiannel
Length Generation” In 1988 International Electron Devices Meeting. Technical Digest,
pages 407 – 411.
W. Wu and M. Chan, “Analysis of geometry-dependent parasitics in multifin double-gate
FinFETs,” IEEE Trans. Electron Devices, vol. 54, no. 4, pp. 692–698, Apr. 2007.
P. Yang, B. D. Epler et P. K. Chatterjee “An investigation of the charge conservation
problem for mosfet circuit simulation” in IEEE Journal of Solid-State Circuits Vol. SC-18, no
1, Feb. 1983.
[Yokoyama 12] M. Yokoyama, S. H. Kim, R. Zhang, N. Taoka, Y. Urabe, T. Maeda, H. Takagi, T. Yasuda, H.
Yamada, O. Ichikawa, N. Fukuhara, M. Hata, M. Sugiyama, Y. Nakano, M. Takenaka, and S.
Takagi “CMOS integration of InGaAs nMOSFETs and Ge pMOSFETs with self-align Nibased
metal S/D using direct wafer bonding” VLSI Tech. Dig., 60-61, 2011.
[Yuan 12] Z. Yuan, A. Nainani, A. Kumar, X. Guan, B. R. Bennett, J. B. Boos, M. G. Ancona and K. C.
Saraswat “InGaSb: Single Channel Solution for Realizing III-V CMOS” VLSI Tech. Dig., 185-
186, 2012.
[Zhang 08]
L. Zhang, H.-W. Guo, C. Zhang, W. Zhang, S.-J. Ding “Characterization of low-dielectricconstant
SiCON films grown PECVD under different RF power” in ICSICT international
conference 2008 proceedings, pp. 788-791.
253