Embedded Software for SoC - Grupo de Mecatrônica EESC/USP

Compiler-Directed ILP Extraction 259
23.
24.
25.
26.
27.
28.
B. Ramakrishna Rau. “Iterative Modulo Scheduling: An Algorithm for Software Pipelining
Loops.” In ISCA, 1994.
J. Sanchez and A. Gonzalez. “Modulo sScheduling for a Fully-Distributed Clustered VLIW
Architecture.” In ISCA, 2000.
L. Dos Santos and J. Jess. “A Reordering Technique for Efficient Code Motion.” In DAC,
1999.
M. G. Stoodeley and C. G. Lee. “Software Pipelining Loops with Conditional Branches.”
In ISCA, 1996.
K. Wakabayashi and H. Tanaka. “Global Scheduling Independent of Control Dependencies
Based on Condition Vectors.” In DAC, 1992.
P. F. Yeung and D. J. Rees. “Resources Restricted Global Scheduling.” In VLSI 1991, 1991.