29.01.2015 Views

Embedded Software for SoC - Grupo de Mecatrônica EESC/USP

Embedded Software for SoC - Grupo de Mecatrônica EESC/USP

Embedded Software for SoC - Grupo de Mecatrônica EESC/USP

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

406 Chapter 30<br />

application used in this paper; section 5 presents the verification method and<br />

results. Finally‚ section 6 conclu<strong>de</strong>s with a summary.<br />

2. XTENSA OVERVIEW & TOOLS<br />

Xtensa is a configurable and extendable processor <strong>de</strong>veloped by Tensilica Inc.<br />

It allows <strong>de</strong>signers to configure their embed<strong>de</strong>d applications by constructing<br />

configurable core and <strong>de</strong>signing application specific instructions using Xtensa<br />

software <strong>de</strong>velopment tools. The project <strong>de</strong>scribed in this paper used the<br />

Xtensa environment. Figure 30-1 shows the <strong>de</strong>sign flow of the Xtensa<br />

processor. In this section‚ we <strong>de</strong>scribe constructing configurable cores‚<br />

<strong>de</strong>signing specific instructions and the Xtensa tools.<br />

The work carried out and the methodology <strong>de</strong>veloped‚ however‚ is general<br />

and could have been conducted with any other similar reconfigurable processor<br />

plat<strong>for</strong>m.<br />

Xtensa’s configurable core can be constructed from the base instruction<br />

set architecture (ISA) by selecting the Xtensa processor configuration options<br />

such as the Vectra DSP Engine‚ floating-point unit‚ 16-bit Multiplier etc. The<br />

quality of the configuration is <strong>de</strong>pen<strong>de</strong>nt on the <strong>de</strong>sign experience of the<br />

<strong>de</strong>signer who analyses an application. Our methodology tries to reduce this<br />

<strong>de</strong>pen<strong>de</strong>nce based on quick per<strong>for</strong>mance estimation of the application.<br />

The second part of <strong>de</strong>signing the Xtensa processor is by using Tensilica<br />

Instruction Extensions (TIE). The main i<strong>de</strong>a of TIE language is to <strong>de</strong>sign a<br />

specific functional unit to handle a specific functionality that is heavily used<br />

in the application‚ and hence this functional unit can lead to higher per<strong>for</strong>mance<br />

of the application. Figure 30-2 shows an example‚ which shows the

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!