Embedded Software for SoC - Grupo de Mecatrônica EESC/USP

Detecting Soft Errors by a Purely Software Approach 51
(about 2.6 times) can be balanced by the low cost and high reliability of the
resulting code.
We are currently working to evaluate the efficiency of the proposed error
detection approach and the C2C Translator when applied to an industrial
application executed on different complex processors. We are also investigating
the possibility to apply the error detection technique to an OS
(Operating System) and to evaluate it through radiation test experiments.
REFERENCES
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
12.
T. P. Ma and P. Dussendorfer. Ionizing Radiation Effects in MOS Devices and Circuits.
Wiley‚ New-York‚ 1989.
E. Normand. Single Event Effects in Avionics. IEEE Trans. on Nuclear Science‚ Vol. 43‚
no. 2‚ pp. 461–474‚ April 1966.
B. Randell. System Structure for Software Fault Tolerant. IEEE Trans. on Software
Engineering‚ Vol. 1‚ June 1975‚ pp. 220–232.
A. Avizienis. The N-Version Approach to Fault-Tolerant Software. IEEE Trans. on Software
Engineering‚ Vol. 11‚ No. 12‚ pp. 1491–1501‚ December 1985.
K. H. Huang and J. A. Abraham. Algorithm-Based Fault Tolerance for Matrix Operations.
IEEE Trans. on Computers‚ Vol. 33‚ pp. 518–528‚ December 1984.
Z. Alkhalifa‚ V. S. S. Nair‚ N. Krishnamurthy‚ and J. A. Abraham. Design and Evaluation
of System-level Checks for On-line Control Flow Error Detection. IEEE Trans. on Parallel
and Distributed Systems‚ Vol. 10‚ No. 6‚ pp. 627–641‚ June 1999.
S. S. Yau and F. C. Chen. An Approach to Concurrent Control Flow Checking. IEEE Trans.
on Software Engineering‚ Vol. 6‚ No. 2‚ pp. 126–137‚ March 1980.
M. Zenha Rela‚ H. Madeira‚ and J. G. Silva. “Experimental Evaluation of the Fail-Silent
Behavior in Programs with Consistency Checks.” Proc. FTCS-26‚ pp. 394-403‚ 1996.
M. Rebaudengo‚ M. Sonza Reorda‚ M. Torchiano‚ and M. Violante. “Soft-error Detection
through Software Fault-Tolerance Techniques.” DFT’99: IEEE International Symposium
on Defect and Fault Tolerance in VLSI Systems‚ Austin (USA)‚ November 1999‚ pp.
210–218.
R. Velazco‚ A. Corominas‚ and P Ferreyra. “Injecting Bit Flip Faults by Means of a Purely
Software Approach: A Case Studied.” Proceedings of the 17th IEEE International
Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2002).
WE DSP32 and DSP32C Support Software Library. User Manual.
M. Matsumoto‚ T. Nishimura‚ and Mersenne Twister. A 623-Dimensionally Equidistributed
Uniform Pseudorandom Number Generator. ACM Trans. on Modeling and Computer
Simulation‚ Vol. 8‚ No. 1‚ pp. 3–30‚ January 1998.