Embedded Software for SoC - Grupo de Mecatrônica EESC/USP

Rapid Configuration & Instruction Selection for an ASIP 417
13.
14.
15.
16.
17.
18.
19.
20.
21.
A. Hoffmann, T. Kogel et al. “A Novel Methodology for the Design of Application-Specific
Instruction-Set Processors (ASIPs) Using a Machine Description Language.” IEEE
Transactions on CAD of Integrated Circuits and Systems, Vol. 20, 2001, pp. 1338–1354.
M. Imai, N. N. Binh, and A. Shiomi. “A New HW/SW Partitioning Algorithm for
Synthesizing the Highest Performance Pipelined ASIPs with Multiple Identical FUs.”
Presented at European Design Automation Conference, 1996, pp. 126–131
M. K. Jain, L. Wehmeyer et al. “Evaluating Register File Size in ASIP Design.” Presented
at 9th CODES, Denmark, 2001, pp. 109–115
S. Kobayashi, H. Mita, Y. Takeuchi, and M. Imai. “Design Space Exploration for DSP
Applications Using the ASIP Development System Peas-III.” Presented at IEEE International
Conf. on Acoustics, Speech, and Signal Processing, 2002, pp. 3168–3171
R. Leupers and P/ Marwedel. “Retargetable Code Generation Based on Structural Processor
Descriptions.” Design Automation for Embedded Systems, Vol. 3, 1998, pp. 75–108.
F. Onion, A., Nicolau, and N. Dutt. “Incorporating Compiler Feedback into the Design of
ASIPs.” Presented at European Design and Test Conference, France, 1995, pp. 508–513
P. G. Paulin, C. Liem, T. C. May, and S. Sutawala. “Flexware: A Flexible Firmware
Development Environment for Embedded Systems.” Code Generation for Embedded
Processors, 1995, pp. 65–84.
J. H. Yang, B. W. Kim et al. “MetaCore: An Application-Specific Programmable DSP
Development System.” IEEE Transactions on VLSI Systems, Vol. 8, 2000, pp. 173–183.
Q. Zhao, B., Mesman, and T. Basten. “Practical Instruction Set Design and Compiler
Retargetability Using Static Resource Models.” Presented at DATE’02, France, pp.
1021–1026