13.07.2015 Views

Digital Electronics: Principles, Devices and Applications

Digital Electronics: Principles, Devices and Applications

Digital Electronics: Principles, Devices and Applications

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

288 <strong>Digital</strong> <strong>Electronics</strong>ABC2 2012345673-to-82 1Decoder2 0YFigure 8.21Implementing Boolean functions with decoders.8.3.2 Cascading Decoder CircuitsThere can possibly be a situation where the desired number of input <strong>and</strong> output lines is not availablein IC decoders. More than one of these devices of a given size may be used to construct a decoderthat can h<strong>and</strong>le a larger number of input <strong>and</strong> output lines. For instance, 3-to-8 line decoders can beused to construct 4-to-16 or 5-to-32 or even larger decoder circuits. The basic steps to be followed tocarry out the design are as follows:1. If n is the number of input lines in the available decoder <strong>and</strong> N is the number of input lines in thedesired decoder, then the number of individual decoders required to construct the desired decodercircuit would be 2 N −n .2. Connect the less significant bits of the input lines of the desired decoder to the input lines of theavailable decoder.3. The left-over bits of the input lines of the desired decoder circuit are used to enable or disable theindividual decoders.4. The output lines of the individual decoders together constitute the output lines, with the outputs ofthe less significant decoder constituting the less significant output lines <strong>and</strong> those of the higher–order decoders constituting the more significant output lines. The concept is further illustrated insolved example 8.8, which gives the design of a 4-to-16 decoder using 3-to-8 decoders.Example 8.6Implement a full adder circuit using a 3-to-8 line decoder.SolutionA decoder with an OR gate at the output can be used to implement the given Boolean function. Thedecoder should at least have as many input lines as the number of variables in the Boolean functionto be implemented. The truth table of the full adder is given in Table 8.11, <strong>and</strong> Fig. 8.22 shows thehardware implementation.From the truth table, Boolean functions for SUM <strong>and</strong> CARRY outputs are given by the followingequations:Sum output S = 1 2 4 7 (8.8)Carry output C o = 3 5 6 7 (8.9)

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!