TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
SPRS294 − OCTOBER 2005<br />
RESET TIMING (CONTINUED)<br />
Phase 1 Phase 2<br />
Phase 3<br />
CLKIN<br />
ECLKIN<br />
RESET<br />
Internal Reset<br />
Internal SYSCLK1<br />
Internal SYSCLK2<br />
Internal SYSCLK3<br />
ECLKOUT<br />
CLKOUT2<br />
CLKOUT3<br />
EMIF Z Group†<br />
EMIF Low Group†<br />
Z Group 1†<br />
Z Group 2†<br />
3<br />
5<br />
7<br />
9<br />
10<br />
11<br />
12<br />
1<br />
4<br />
6<br />
8<br />
14<br />
Boot and Device<br />
13<br />
Configuration Pins‡<br />
† EMIF Z group consists of: EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE/SDCAS/SSADS, AWE/SDWE/SSWE, AOE/SDRAS/SSOE and<br />
HOLDA<br />
EMIF low group consists of: BUSREQ<br />
Z group 1 consists of: CLKR0/ACLKR0, CLKR1/AXR0[6], CLKX0/ACLKX0, CLKX1/AMUTE0, FSR0/AFSR0, FSR1/AXR0[7],<br />
FSX0/AFSX0, FSX1, DX0/AXR0[1], DX1/AXR0[5], TOUT0/AXR0[2], TOUT1/AXR0[4], SDA0 and SCL0.<br />
Z group 2 consists of: All other HPI, McASP0/1, GPIO, and I2C1 signals.<br />
‡ Boot and device configurations consist of: HD[14, 8, 4:3].<br />
Figure 49. Reset Timing<br />
Reset Phase 1: The RESET pin is asserted. During this time, all internal clocks are running at the CLKIN<br />
frequency divide-by-8. The CPU is also running at the CLKIN frequency divide-by-8.<br />
Reset Phase 2: The RESET pin is deasserted but the internal reset is stretched. During this time, all internal<br />
clocks are running at the CLKIN frequency divide-by-8. The CPU is also running at the CLKIN frequency<br />
divide-by-8.<br />
Reset Phase 3: Both the RESET pin and internal reset are deasserted. During this time, all internal clocks are<br />
running at their default divide-down frequency of CLKIN. The CPU clock (SYSCLK1) is running at CLKIN<br />
frequency. The peripheral clock (SYSCLK2) is running at CLKIN frequency divide-by-2. The EMIF internal clock<br />
source (SYSCLK3) is running at CLKIN frequency divide-by-2. SYSCLK3 is reflected on the ECLKOUT pin<br />
(when EKSRC bit = 0 [default]). CLKOUT3 is running at CLKIN frequency divide-by-8.<br />
2<br />
2<br />
2<br />
2<br />
2<br />
122 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443