TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
SPRS294A − OCTOBER 2005 − REVISED NOVEMBER 2005<br />
CPU CSR register description (continued)<br />
Table 24. CPU CSR Register Bit Field Description<br />
BIT # NAME DESCRIPTION<br />
31:24 CPU ID<br />
CPU ID + REV ID. Read only.<br />
Identifies which CPU is used and defines the silicon revision of the CPU.<br />
23:16 REVISION ID<br />
CPU ID + REVISION ID (31:16) are combined for a value of 0x0203<br />
Control power-down modes. The values are always read as zero.<br />
15:10 PWRD<br />
9 SAT<br />
8 EN<br />
7:5 PCC<br />
4:2 DCC<br />
1 PGIE<br />
0 GIE<br />
000000 = no power-down (default)<br />
001001 = PD1, wake-up by an enabled interrupt<br />
010001 = PD1, wake-up by an enabled or not enabled interrupt<br />
011010 = PD2, wake-up by a device reset<br />
011100 = PD3, wake-up by a device reset<br />
Others = Reserved<br />
Saturate bit.<br />
Set when any unit performs a saturate. This bit can be cleared only by the MVC instruction and can<br />
be set only by a functional unit. The set by the a functional unit has priority over a clear (by the MVC<br />
instruction) if they occur on the same cycle. The saturate bit is set one full cycle (one delay slot) after<br />
a saturate occurs. This bit will not be modified by a conditional instruction whose condition is false.<br />
Endian bit. This bit is read-only.<br />
Depicts the device endian mode.<br />
0 = Big Endian mode.<br />
1 = Little Endian mode [default].<br />
Program Cache control mode.<br />
L1D, Level 1 Program Cache<br />
000/010 = Cache Enabled / Cache accessed and updated on reads.<br />
All other PCC values reserved.<br />
Data Cache control mode.<br />
L1D, Level 1 Data Cache<br />
000/010 = Cache Enabled / 2-Way Cache<br />
All other DCC values reserved<br />
Previous GIE (global interrupt enable); saves the Global Interrupt Enable (GIE) when an interrupt is<br />
taken. Allows for proper nesting of interrupts.<br />
0 = Previous GIE value is 0. (default)<br />
1 = Previous GIE value is 1.<br />
Global interrupt enable bit.<br />
Enables (1) or disables (0) all interrupts except the reset interrupt and NMI (nonmaskable interrupt).<br />
0 = Disables all interrupts (except the reset interrupt and NMI) [default]<br />
1 = Enables all interrupts (except the reset interrupt and NMI)<br />
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443<br />
69