TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
SIGNAL<br />
NAME<br />
PYP<br />
PIN NO.<br />
GDP/<br />
ZDP<br />
TYPE†<br />
Terminal Functions (Continued)<br />
IPD/<br />
IPU‡<br />
SPRS294A − OCTOBER 2005 − REVISED NOVEMBER 2005<br />
DESCRIPTION<br />
MULTICHANNEL AUDIO SERIAL PORT 0 (McASP0) (CONTINUED)<br />
CLKR1/AXR0[6] 36 M1 I/O/Z IPD McBSP1 receive clock (I/O/Z) [default] or McASP0 TX/RX data pin 6 (I/O/Z).<br />
DX1/AXR0[5] 32 L2 I/O/Z IPU McBSP1 transmit data (O/Z) [default] or McASP0 TX/RX data pin 5 (I/O/Z).<br />
TOUT1/AXR0[4] 13 F1 I/O/Z IPD Timer 1 output (O) [default] or McASP0 TX/RX data pin 4 (I/O/Z).<br />
TINP0/AXR0[3] 17 G2 I/O/Z IPD Timer 0 input (I) [default] or McASP0 TX/RX data pin 3 (I/O/Z).<br />
TOUT0/AXR0[2] 18 G1 I/O/Z IPD Timer 0 output (O) [default] or McASP0 TX/RX data pin 2 (I/O/Z).<br />
DX0/AXR0[1] 20 H2 I/O/Z IPU McBSP0 transmit data (O/Z) [default] or McASP0 TX/RX data pin 1 (I/O/Z).<br />
DR0/AXR0[0] 27 J1 I/O/Z IPU McBSP0 receive data (I) [default] or McASP0 TX/RX data pin 0 (I/O/Z).<br />
TIMER 1<br />
TOUT1/AXR0[4] 13 F1 O IPD Timer 1 output (O) [default] or McASP0 TX/RX data pin 4 (I/O/Z).<br />
TINP1/AHCLKX0 12 F2 I IPD<br />
Timer 1 input (I) or McASP0 transmit high−frequency master clock (I/O/Z). This<br />
pin defaults as Timer 1 input (I) and McASP transmit high−frequency master<br />
clock input (I).<br />
TIMER0<br />
TOUT0/AXR0[2] 18 G1 O IPD Timer 0 output (O) [default] or McASP0 TX/RX data pin 2 (I/O/Z).<br />
TINP0/AXR0[3] 17 G2 I IPD Timer 0 input (I) [default] or McASP0 TX/RX data pin 3 (I/O/Z).<br />
CLKS1/SCL1 8 E1 I —<br />
MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1)<br />
McBSP1 external clock source (as opposed to internal) (I) [default] or I2C1<br />
clock (I/O/Z).<br />
This pin does not have an internal pullup or pulldown. When this pin is used as a<br />
McBSP pin, this pin should either be driven externally at all times or be pulled up<br />
with a 10-kΩ resistor to a valid logic level. Because it is common for some ICs to<br />
3-state their outputs at times, a 10-kΩ pullup resistor may be desirable even<br />
when an external device is driving the pin.<br />
CLKR1/AXR0[6] 36 M1 I/O/Z IPD McBSP1 receive clock (I/O/Z) [default] or McASP0 TX/RX data pin 6 (I/O/Z).<br />
CLKX1/AMUTE0 33 L3 I/O/Z IPD McBSP1 transmit clock (I/O/Z) [default] or McASP0 mute output (O/Z).<br />
DR1/SDA1 37 M2 I —<br />
McBSP1 receive data (I) [default] or I2C1 data (I/O/Z).<br />
This pin does not have an internal pullup or pulldown. When this pin is used as a<br />
McBSP pin, this pin should either be driven externally at all times or be pulled up<br />
with a 10-kΩ resistor to a valid logic level. Because it is common for some ICs to<br />
3-state their outputs at times, a 10-kΩ pullup resistor may be desirable even<br />
when an external device is driving the pin.<br />
DX1/AXR0[5] 32 L2 O/Z IPU McBSP1 transmit data (O/Z) [default] or McASP0 TX/RX data pin 5 (I/O/Z).<br />
FSR1/AXR0[7] 38 M3 I/O/Z IPD<br />
McBSP1 receive frame sync (I/O/Z) [default] or McASP0 TX/RX data pin 7<br />
(I/O/Z).<br />
FSX1 31 L1 I/O/Z IPD McBSP1 transmit frame sync<br />
† I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal<br />
‡ IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or pulldown resistors<br />
no greater than 4.4 kΩ and 2.0 kΩ, respectively.]<br />
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443<br />
55