TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
SPRS294A − OCTOBER 2005 − REVISED NOVEMBER 2005<br />
interrupts and interrupt selector<br />
The C67x DSP core supports 16 prioritized interrupts, which are listed in Table 26. The highest priority interrupt<br />
is INT_00 (dedicated to RESET) while the lowest priority is INT_15. The first four interrupts are non-maskable<br />
and fixed. The remaining interrupts (4−15) are maskable and default to the interrupt source listed in Table 26.<br />
However, their interrupt source may be reprogrammed to any one of the sources listed in Table 27 (Interrupt<br />
Selector). Table 27 lists the selector value corresponding to each of the alternate interrupt sources. The selector<br />
choice for interrupts 4−15 is made by programming the corresponding fields (listed in Table 26) in the MUXH<br />
(address 0x019C0000) and MUXL (address 0x019C0004) registers.<br />
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443<br />
71