TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
SPRS294A − OCTOBER 2005 − REVISED NOVEMBER 2005<br />
I2C<br />
Having two I2C modules on the <strong>TMS320C6713B</strong> simplifies system architecture, since one module may be used<br />
by the DSP to control local peripherals ICs (DACs, ADCs, etc.) while the other may be used to communicate<br />
with other controllers in a system or to implement a user interface.<br />
The <strong>TMS320C6713B</strong> also includes two I2C serial ports for control purposes. Each I2C port supports:<br />
Compatible with Philips I 2 C Specification <strong>Rev</strong>ision 2.1 (January 2000)<br />
<br />
<br />
<br />
<br />
<br />
<br />
Fast Mode up to 400 Kbps (no fail-safe I/O buffers)<br />
Noise Filter to Remove Noise 50 ns or less<br />
Seven- and Ten-Bit Device Addressing Modes<br />
Master (Transmit/Receive) and Slave (Transmit/Receive) Functionality<br />
Events: DMA, Interrupt, or Polling<br />
Slew-Rate Limited Open-Drain Output Buffers<br />
Figure 17 is a block diagram of the I2Cx module.<br />
I2Cx Module<br />
Clock<br />
Prescale<br />
I2CPSCx<br />
SYSCLK2<br />
From PLL<br />
Clock Generator<br />
I2C Clock<br />
SCL<br />
Noise<br />
Filter<br />
Bit Clock<br />
Generator<br />
I2CCLKHx<br />
Control<br />
I2COARx<br />
Own<br />
Address<br />
I2CCLKLx<br />
I2CSARx<br />
Slave<br />
Address<br />
Transmit<br />
I2CXSRx<br />
Transmit<br />
Shift<br />
I2CMDRx<br />
I2CCNTx<br />
Mode<br />
Data<br />
Count<br />
I2C Data<br />
SDA<br />
Noise<br />
Filter<br />
I2CDXRx<br />
Receive<br />
I2CDRRx<br />
Transmit<br />
Buffer<br />
Receive<br />
Buffer<br />
Interrupt/DMA<br />
I2CIERx<br />
I2CSTRx<br />
Interrupt<br />
Enable<br />
Interrupt<br />
Status<br />
I2CRSRx<br />
Receive<br />
Shift<br />
I2CISRCx<br />
Interrupt<br />
Source<br />
NOTE A: Shading denotes control/status registers.<br />
Figure 17. I2Cx Module Block Diagram<br />
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443<br />
89