TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
SPRS294A − OCTOBER 2005 − REVISED NOVEMBER 2005<br />
31 16<br />
15 14 13 12 11 10 9 8<br />
Reserved<br />
Enable or<br />
Non-Enabled<br />
Interrupt Wake<br />
Enabled<br />
Interrupt Wake<br />
PD3 PD2 PD1<br />
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0<br />
7 0<br />
Legend: R/W−x = Read/write reset value<br />
NOTE: The shadowed bits are not part of the power-down logic discussion and therefore are not covered here. For information on these other<br />
bit fields in the CSR register, see the TMS320C6000 CPU and Instruction Set Reference Guide (literature number SPRU189).<br />
Figure 21. PWRD Field of the CSR Register<br />
A delay of up to nine clock cycles may occur after the instruction that sets the PWRD bits in the CSR before the<br />
PD mode takes effect. As best practice, NOPs should be padded after the PWRD bits are set in the CSR to account<br />
for this delay.<br />
If PD1 mode is terminated by a non-enabled interrupt, the program execution returns to the instruction where PD1<br />
took effect. If PD1 mode is terminated by an enabled interrupt, the interrupt service routine will be executed first,<br />
then the program execution returns to the instruction where PD1 took effect. In the case with an enabled interrupt,<br />
the GIE bit in the CSR and the NMIE bit in the interrupt enable register (IER) must also be set in order for the<br />
interrupt service routine to execute; otherwise, execution returns to the instruction where PD1 took effect upon<br />
PD1 mode termination by an enabled interrupt.<br />
PD2 and PD3 modes can only be aborted by device reset. Table 44 summarizes all the power-down modes.<br />
92 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443