TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
TMS320C6713B Floating-Point Digital Signal Processor (Rev. A)
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
SPRS294A − OCTOBER 2005 − REVISED NOVEMBER 2005<br />
PLL and PLL controller (continued)<br />
Table 42. Oscillator Divider 1 Register (OSCDIV1) [0x01B7 C124]<br />
31 28 27 24 23 20 19 16<br />
Reserved<br />
R−0<br />
15 14 12 11 8 7 5 4 3 2 1 0<br />
OD1EN Reserved OSCDIV1<br />
R/W−1 R−0 R/W−0 0111<br />
Legend: R = Read only, R/W = Read/Write; -n = value after reset<br />
The OSCDIV1 register controls the oscillator divider 1 for CLKOUT3. The CLKOUT3 signal does not go through<br />
the PLL path.<br />
Table 43. Oscillator Divider 1 Register (OSCDIV1) Description<br />
BIT # NAME DESCRIPTION<br />
31:16 Reserved Reserved. Read-only, writes have no effect.<br />
Oscillator Divider 1 Enable.<br />
15 OD1EN<br />
0 – Oscillator Divider 1 Disabled.<br />
1 − Oscillator Divider 1 Enabled (default).<br />
14:5 Reserved Reserved. Read-only, writes have no effect.<br />
Oscillator Divider 1 Ratio [default is /8 (0 0111)].<br />
4:0 OSCDIV1<br />
00000 = /1 10000 = /17<br />
00001 = /2 10001 = /18<br />
00010 = /3 10010 = /19<br />
00011 = /4 10011 = /20<br />
00100 = /5 10100 = /21<br />
00101 = /6 10101 = /22<br />
00110 = /7 10110 = /23<br />
00111 = /8 10111 = /24<br />
01000 = /9 11000 = /25<br />
01001 = /10 11001 = /26<br />
01010 = /11 11010 = /27<br />
01011 = /12 11011 = /28<br />
01100 = /13 11100 = /29<br />
01101 = /14 11101 = /30<br />
01110 = /15 11110 = /31<br />
01111 = /16 11111 = /32<br />
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443<br />
83