26.12.2013 Views

Part-I - Controller General of Patents Designs and Trademarks

Part-I - Controller General of Patents Designs and Trademarks

Part-I - Controller General of Patents Designs and Trademarks

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

(12) PATENT APPLICATION PUBLICATION (21) Application No.2684/MUM/2012 A<br />

(19) INDIA<br />

(22) Date <strong>of</strong> filing <strong>of</strong> Application :14/09/2012 (43) Publication Date : 21/06/2013<br />

(54) Title <strong>of</strong> the invention : SERIAL FLASH CONTROLLER, SERIAL FLASH MEMORY, AND METHOD THEREOF<br />

(51) International classification :G06F12/00<br />

(31) Priority Document No :61/535,477<br />

(32) Priority Date :16/09/2011<br />

(33) Name <strong>of</strong> priority country :U.S.A.<br />

(86) International Application No<br />

:NA<br />

Filing Date<br />

:NA<br />

(87) International Publication No :N/A<br />

(61) Patent <strong>of</strong> Addition to Application Number :NA<br />

Filing Date<br />

:NA<br />

(62) Divisional to Application Number<br />

:NA<br />

Filing Date<br />

:NA<br />

(71)Name <strong>of</strong> Applicant :<br />

1)MEDIA TEK INC.<br />

Address <strong>of</strong> Applicant :NO. 1, DUSING RD.1ST.,<br />

SCIENCE-BASED INDUSTRIAL PARK, HSIN-CHU 300,<br />

TAIWAN, R.O.C. Taiwan<br />

(72)Name <strong>of</strong> Inventor :<br />

1)YU-SHAN CHOU<br />

2)JIEN-JIA SU<br />

(57) Abstract :<br />

Embodiments <strong>of</strong> the invention provide a method performed by a serial flash controller <strong>and</strong> a serial flash memory that are<br />

interconnected by a serial clock (SCK) line, a plurality <strong>of</strong> serial input/output (SIO) lines, <strong>and</strong> a latch line. The SCK line carries a<br />

SCK clock from the serial flash controller to the serial flash memory. Under the method, the serial flash memory synchronously<br />

transmits to the serial flash controller data bits through the SIO lines <strong>and</strong> a memory-generated latch signal through the latch line.<br />

The serial flash controller uses the memory-generated latch signal instead <strong>of</strong> the SCK clock to latch the data bits received through<br />

the SIO lines.<br />

No. <strong>of</strong> Pages : 34 No. <strong>of</strong> Claims : 12<br />

The Patent Office Journal 21/06/2013 13500

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!