13.07.2015 Views

ModuleWare Reference Guide - Hornad

ModuleWare Reference Guide - Hornad

ModuleWare Reference Guide - Hornad

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Register PartsRS Latch (rslatch)RS Latch (rslatch)This is a highly parameterized RS latch. Upon a trigger of an enabledscalar input port gate, the outputs q and qb are generated according tothe following truth table:Table 7-23. RS Latch Truth Tabler s gate Qn+10 0 High Qn0 1 High 11 0 High 0r and s are the scalar input ports, the polarity of these ports is controlled by the enumeratedparameters r_type and s_type (ActiveHigh, ActiveLow).The optional output port qb has a bitwise inverted value of the output port q and can be enabledby setting the enumerated parameter qb_type (Enabled, Disabled). Note that using qb does notimply extra inverters, these inverters are usually absorbed by inferred flip-flops because mosthave a qb port.The part can be triggered on the high or the low level of the scalar input port gate. The polarityof the gate port is controlled by the enumerated parameter gate_type (ActiveHigh, ActiveLow).The latch has a scalar input port enable with its mode controlled by the parameter enable_type(AsyncActiveHigh, SyncActiveHigh, AsyncActiveLow, SyncActiveLow, None). Inasynchronous mode, the enable input has a higher priority over the gate input and insynchronous mode, the gate input has a higher priority over the enable input.The register can be set or reset to the value of the parameters set_val or rst_val by using thescalar input ports set and rst. The modes for these ports are controlled by the enumeratedparameters set_type and rst_type (AsyncActiveHigh, SyncActiveHigh, AsyncActiveLow,SyncActiveLow and None). If the mode for these inputs is set to None or if they areunconnected, then the respective pins are not visible in the symbol and the functionality for thatpin is disabled. The modes for these ports can be synchronous or asynchronous.The inferred register depends upon the type of rst and set behavior. The gate count greatlychanges if the synthesis tool is able to pick up smaller flip-flops.If set, rst or enable are not connected, the code for unused ports is removed.The enumerated parameter initialization (Enabled, Disabled) determines whether the localregisters have an initial value.The parameter rs_priority controls the priority of r over s in the generated code, whenrs_priority equals R-S, r takes a higher priority over s, while if rs_priority equals S-R, s takes ahigher priority over r.Parameters set_val and rst_val can take LNBF format as described in the Constant Value(constval) model, with no limitation on the size of the q and qb ports.<strong>ModuleWare</strong> <strong>Reference</strong> Manual, Library Version 1.9 157September 18, 2008

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!