13.07.2015 Views

ModuleWare Reference Guide - Hornad

ModuleWare Reference Guide - Hornad

ModuleWare Reference Guide - Hornad

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Logic PartsN-Input AND Gate (and)N-Input AND Gate (and)This part performs a logical AND of input ports din0 to dinN. Each bitof output port dout is the AND of the corresponding bits of ports din0to dinN.Ports are automatically added or removed when you resize thecomponent instance to implement any number of input ports.This part is equivalent to n N-bit AND gates where n is the port widthand N is the number of input ports.Setting the dout port polarity ActiveLow with all input portsActiveHigh, results in a N-Input NAND gate.Functiondout = din0 AND din1 AND din2 … AND dinNTruth TableThe truth table would contain 2 N rows with dout = 0 for all rows exceptthe row with all N bits of the bus = 1. For negative polarity, all rows inthe table would have dout = 1 except when all N bits of the bus = 0.ParametersTable 2-1. N-Input AND Gate Truth Tabledin0(i) din1(i) … dinN(i) dout(i)0 0 0 0 0all other rows 01 1 1 1 1Table 2-2. N-Input AND Gate ParametersParameter Values Defaultdin0, dout Port widths (must be > 0) Automaticdin0_type to dinN_type, dout_type ActiveHigh, ActiveLow ActiveHighDesign Rule Checks• An error is issued if any of the ports din0 to dinN and dout do not have the same width or ifthe width of any port cannot be determined.• A warning is issued and HDL generation fails for this part unless the output port and at leasttwo input ports are connected.34<strong>ModuleWare</strong> <strong>Reference</strong> Manual, Library Version 1.9September 18, 2008

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!