Online proceedings - EDA Publishing Association
Online proceedings - EDA Publishing Association
Online proceedings - EDA Publishing Association
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
7-9 October 2009, Leuven, Belgium<br />
Evaluation of Materials for High Temperature IC<br />
Packaging<br />
Robert Klieber, Renee Lerch<br />
Fraunhofer Institute for Microelectronic Circuits and Systems<br />
Finkenstr. 61<br />
D47057 Duisburg, Germany<br />
Abstract- Fast decrease of device dimensions, rapid growth of<br />
the number of elements per integrated circuit device (IC) and<br />
the increasing amount of interconnections between the chip and<br />
the substrate lead to a more complex design and production of<br />
the ICs and to higher demands towards packaging technology<br />
as well. This is especially true in the field of high temperature<br />
electronics with operating temperatures of up to 250°C. We<br />
present an evaluation of materials for both the adhesive and the<br />
encapsulant for packaging of high temperature ICs for this<br />
temperature range. Among the available materials only glassbased<br />
formulations could withstand extended periods of heat<br />
and substantial numbers of temperature cycles. In addition,<br />
samples of high temperature CMOS ICs (capacitive pressure<br />
sensors and EEPROMs) have been successfully assembled<br />
using these materials.<br />
I. INTRODUCTION<br />
Fast decrease of device dimensions, rapid growth of the<br />
number of elements per integrated circuit device (IC) and the<br />
increasing amount of interconnections between the chip and<br />
the substrate lead to a more complex design and production<br />
of the ICs and to higher demands towards packaging<br />
technology as well. The rise in power density due to the<br />
increasing miniaturization of the device size and the interest<br />
of industry for ICs working in high temperature<br />
environments lead to high operation temperatures of the<br />
integrated circuit devices and the encapsulation. Within<br />
automotive, aerospace, space, geothermal wells and nuclear<br />
power applications high temperature devices operate<br />
between 150°C to 600°C. These integrated circuits have to<br />
be protected from mechanical damage, moisture and<br />
radiation, which could negatively affect the device<br />
performance, reliability or lifetime. The proper choice of the<br />
encapsulant therefore enhances the reliability of the IC<br />
devices and improves their mechanical and physical<br />
properties for these high temperatures. While adhesives and<br />
encapsulants are a common technique for die-bonding and<br />
encapsulation of ICs for applications up to 150°C, these<br />
materials fail in high temperature applications for<br />
temperatures higher than 150°C.<br />
II. EXPERIMENTAL SETUP<br />
To monitor the performance of the die attach and the<br />
encapsulant materials, samples have been prepared and<br />
tested in a 250°C ambient and in thermal cycling<br />
experiments, cycling the samples between room temperature<br />
(25°C) and 250°C. At designated time stamps and cycle<br />
amounts tests have been performed at room temperature.<br />
To evaluate the performance of the die adhesives chips of<br />
the size 3 mm 2 were bonded into standard DIL24 ceramic<br />
housings with a gold surface and onto ceramic plates. The<br />
thickness of the adhesives layers was between 20 and 40 μm<br />
after curing. The required die shear force to take off the<br />
chips was measured in accordance with MIL-STD-883<br />
Method 2019 by applying a force parallel to the surface of<br />
the substrate as shown in Fig. 1.<br />
In order to evaluate the performance of the various<br />
encapsulants a die of the size 2x1.5x1 mm 3 was bonded with<br />
the best die adhesive material into a DIL24 ceramic housing.<br />
25 μm thick aluminum bond wires have been used to create<br />
electrical connections between each DIL24 housing pad and<br />
the surface of the die having a gold layer on the top surface.<br />
The electrical connection between the pads of the housing<br />
and the die were tested by a measurement of the resistance<br />
between two contacts of the DIL24 housing as shown in<br />
Fig. 2 after the encapsulation. Also visual inspections of the<br />
encapsulants have been made to reveal defects like flaws and<br />
fractures.<br />
Fig. 1. Schematic drawing of the shear force measurement for the die<br />
attachment test<br />
Fig. 2. Schematic drawing of the conduction measurement for the<br />
encapsulation test<br />
This work was partially funded by the government of the state of North<br />
Rhine-Westphalia as part of the "Hochtemperaturelektronik" program.<br />
©<strong>EDA</strong> <strong>Publishing</strong>/THERMINIC 2009 117<br />
ISBN: 978-2-35500-010-2