Online proceedings - EDA Publishing Association
Online proceedings - EDA Publishing Association
Online proceedings - EDA Publishing Association
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
7-9 October 2009, Leuven, Belgium<br />
The maximum temperature reached on a given die in the<br />
stack and the extent to which the hotspot influences the<br />
surrounding plane is also influenced by the die thickness.<br />
Figure 11 reports the variation in the peak temperature in die<br />
3 for a hot spot located in the same die.<br />
Fig. 11. Peak temperature variation in die 3 as a function of the die<br />
thickness.<br />
VI. CONCLUSIONS<br />
We have presented the thermal analysis of a typical 3-D<br />
stack solution for microelectronics circuits with localized<br />
heat sources (hot spots). The analysis aimed at quantifying<br />
the impact of various parameters on the hot spots thermal<br />
footprint on the temperature distribution in the stack. The<br />
interaction between hot spots located on the same die level<br />
has also been analyzed. The potential thermal impact of the<br />
presence of dummy Cu in the dielectric glue has been<br />
demonstrated.<br />
Fig. 9. (a) Model used to study the thermal impact of Cu studs in BCB.<br />
(b) Peak temperature in the top die (die 3) as a function of polymer<br />
thickness. P is the studs pitch. (c) Peak temperature in the top die as a<br />
function of the studs pitch for two different polymer thicknesses.<br />
REFERENCES<br />
[1] M. Rencz, “Thermal issues in stacked die packages,” 21 st IEEE<br />
SEMI-THERM Symposium, pp. 307-312, March 2005.<br />
[2] S. Pinel et al, “Thermal modeling and management in ultrathin chip<br />
stack technology,” IEEE Trans. On Components and Packaging<br />
Technologies, vol. 25, Issue 2, pp. 244-253, June 2002.<br />
[3] S. Im and K. Banerjee, “Full chip thermal analysis of planar (2-D)<br />
and vertically integrated (3-D) high performance ICs,” IEDM Tech.<br />
Dig., pp. 727-730, December 2000.<br />
[4] E. Beyne, “The rise of the 3 rd dimension for system integration,”<br />
Proc. IEEE Int. Interconnect Technology Conference, pp. 1-5, 2006.<br />
[5] The International Technology Roadmap for Semiconductors<br />
(ITRS), ed. 2008. Available for free downloading, url:<br />
http://www.itrs.net/Links/2008ITRS/Home2008.htm.<br />
[6] Msc. MARC, commercially available software, url:<br />
http://www.mscsoftware.com.<br />
[7] L. C. Chen, B. Vandevelde, B. Swinnen, E. Beyne, “Enabling<br />
SPICE-Type modeling of the thermal properties of 3D-stacked<br />
ICs,” Electronics Packaging Technology Conference, pp. 492-499,<br />
December 2006.<br />
[8] V. Palankovski, S. Selberherr, “Thermal models for semiconductor<br />
device simulation,” High Temperature Electronics, pp. 25-28, July<br />
1999.<br />
[9] B. Swinnen et al, “3D integration by Cu-Cu thermo-compression<br />
bonding of extremely thinned bulk-Si die containing 10 μm pitch<br />
through-Si vias,” Int. Electron Devices Meeting, pp. 1-4, December<br />
2006.<br />
Fig. 10. Structure with Cu studs built in a 3 μm thick BCB with a pitch of 15<br />
μm. Top: Model of the structure. Bottom: temperature distribution.<br />
©<strong>EDA</strong> <strong>Publishing</strong>/THERMINIC 2009 60<br />
ISBN: 978-2-35500-010-2