Superconducting Technology Assessment - nitrd
Superconducting Technology Assessment - nitrd
Superconducting Technology Assessment - nitrd
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
4.6 ROADMAP AND FACILITIES STRATEGY<br />
4.6.1 ROADMAP AND FACILITIES STRATEGY – ROADMAP<br />
The roadmap to an SCE IC chip manufacturing capability must be constructed to meet the following criteria:<br />
■ Earliest possible availability of IC chips for micro-architecture, CAD, and circuit design development efforts.<br />
These IC chips must be fabricated in a process sufficiently advanced to have reliable legacy to the final<br />
manufacturing process.<br />
■ Firm demonstration of yield and manufacturing technology that can support the volume and cost<br />
targets for delivery of functional chips for all superconductive IC chip types comprising a petascale system.<br />
■ Support for delivery of ancillary superconductive thin film technologies such as flip-chip bonding,<br />
MCM's, and board-level packaging for technology demonstrations.<br />
■ Availability of foundry services to the superconductive R&D community, and ultimately for other<br />
commercial applications in telecommunications, instrumentations, and other applications.<br />
From these broad criteria, a few “rules of the roadmap” can be derived. First, rapid establishment of an advanced<br />
process with minimal development is desirable. Examples of pilot and R&D level processes of this type are the NGST<br />
20 kA/cm 2 process and the NEC 10 kA/cm 2 process. However, such an early process is not expected to be sufficient<br />
to meet all the needs of a petaflops-scale system, so development and process upgrades must be planned as well.<br />
Early establishment of such a pilot process will not allow rigorous establishment of manufacturing facilities, equipment,<br />
and processes, so this must also be planned in separately. In a more relaxed scenario, establishment of a<br />
manufacturing capability could be in series with the pilot capability, but the relatively short five-year time frame<br />
contemplated does not allow this. In order to assure the most cost effective in introduction of manufacturing capability,<br />
use of the Intel “Copy Exactly” process development method should be adopted to the greatest extent possible.<br />
A second possibility is development and establishment of capability at multiple sites or sources. Unfortunately, the<br />
development of each generation of process at different sites—perhaps from different sources—does not allow<br />
implementation of any form of the Intel “Copy Exactly” philosophy and greatly increases the cost and schedule risk<br />
for the final manufacturing process.<br />
90<br />
IC chip total<br />
Wafer total<br />
Wafer starts per month<br />
Chip tests/month @ 4K<br />
TABLE 4-9. SCALING REQUIREMENTS FOR SCE IC CHIP PRODUCTION<br />
Yield = 5% 10% 20%<br />
30%<br />
737,280<br />
23,040<br />
960<br />
30,720<br />
368,640<br />
11,520<br />
480<br />
15,360<br />
184,320<br />
5,760<br />
240<br />
7,680<br />
122,880<br />
3,840<br />
160<br />
5,120