Superconducting Technology Assessment - nitrd
Superconducting Technology Assessment - nitrd
Superconducting Technology Assessment - nitrd
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
0.08<br />
0.06<br />
0.04<br />
0.02<br />
30 40 50 60 70 80 90<br />
Figure 4. Estimated switching currents for SMT devices at various lithography nodes. The device is designed to maintain a fixed energy barrier,<br />
as shown by the red line (right scale), for sufficient stability against thermally-activated errors at operating temperatures above room temperature.<br />
Resistance matching and compatibility of the MRAM write current requirements to RSFQ electronics are topics of<br />
research for developing embedded MRAM-in-RSFQ circuits. Since high-density MRAM always employs the currentperpendicular-to-plane<br />
(CPP) device geometry, the resistance of a device scales as the inverse of the device area.<br />
Typically the material is characterized by its resistance-area product (RA), so that the device resistance (R) is given<br />
by R=RA/area. Since the resistance of the pass transistor used for MRAM-on-CMOS is in the kΩ range, it is desirable<br />
to have R in the kΩ or tens of kΩ range. This leads to a requirement for RA of several kΩ-µm 2 for the current<br />
generation of MRAM, and scaling lower with subsequent technology generations. Very high-quality MTJ material<br />
can be made for this RA range, enabling progress of MRAM-on-CMOS. At the same time MTJ material for hard<br />
disk drive (HDD) read heads has been developed for a much lower RA, in the < 10-Ω-µm 2 range, to meet the<br />
requirement for a 100-Ω sensor in the head. Products with such heads have recently begun shipping, indicating<br />
some level of maturity in this type of material. While the requirements for the MTJ material used in HDD sensors<br />
are significantly different from MRAM requirements, these developments indicate that MTJ material development<br />
for lower RA is progressing at a rapid pace.<br />
CPP-GMR material is not of practical use for MRAM-on-CMOS because the material is metallic, and therefore has<br />
very low RA < 1 Ω-µm 2 . In addition, typical MR values are ~10%, compared to ~50% for standard MTJ material<br />
at room temperature. However, such material would easily provide a bit resistance on the order of 10Ω at advanced<br />
lithography nodes, providing a natural match for RSFQ circuitry. The lower MR may be acceptable as long as the<br />
bit-to-bit resistance uniformity is superior to that for MTJ bits, and given the low thermal noise available at<br />
cryogenic temperatures. It is not unreasonable to expect that the resistance distributions of GMR bits would be<br />
narrower than that for MTJ bits since the tunneling resistance depends exponentially on the local barrier thickness,<br />
while the resistance of the Cu barrier used in GMR material is a small part of the device resistance. In addition,<br />
defects in the tunnel barrier can cause dramatically lower resistance, while defects in the metal layers of a GMR<br />
device make only minor contributions. Of course, several other criteria must be met before a definitive choice<br />
between the MTJ and GMR approaches can be made. However, from these basic arguments it is apparent that<br />
GMR materials should be considered seriously for MRAM-in-RSFQ circuits.<br />
182<br />
Write I (mA)<br />
0.10<br />
<strong>Technology</strong> Mode (nm)<br />
120<br />
100<br />
80<br />
60<br />
40<br />
20<br />
0<br />
Energy E 0 /kT