Superconducting Technology Assessment - nitrd

[6] K. B. Theobald, G. R. Gao, and T. L. Sterling, “Superconducting
processors for HTMT: Issues and challenges,” in Proc. 7th Symp.
Frontiers of Massively Parallel Computation 1999, pp. 260–267.
[7] K. K. Likharev, “Superconductor devices for ultrafast computing,” in
Applications of Superconductivity, H. Weinstock, Ed. Dordrecht,
The Netherlands: Kluwer, 1999.
[8] International Technology Roadmap for Semiconductors: Emerging
research devices (2003). [Online]. Available: http://public.itrs.net/
Files/2003ITRS/ERD2003.pdf
[9] M. Tanaka, F. Matsuzaki, T. Kondo, N. Nakajima, Y. Yamanashi, A.
Fujimaki, H. Hayakawa, N. Yoshikawa, H. Terai, and S. Yorozu, “A
single-flux-quantum logic prototype microprocessor,” in Dig. Tech.
Papers 2003 IEEE Int. Solid-State Circuits Conf., pp. 1–3.
[10] J. Spargo, Q. Herr, and L. Abelson, “High speed digital devices, circuits,
and applications in the U.S.,” in Extended Abstracts 8th Int.
Superconductivity Electronics Conf., 2001, pp. 101–102.
[11] P. Bunyk, K. Likharev, and D. Zinoviev, “RSFQ technology: Physics
and devices,” Int. J. High Speed Electron. Syst., vol. 11, pp. 257–305,
2001.
[12] Y. Makhlin, G. Schön, and A. Shnirman, “Quantum-state engineering
with Josephson-junction devices,” Rev. Mod. Phys., vol. 73,
pp. 357–400, Apr. 2001.
[13] V. K. Semenov and D. V. Averin, “SFQ control circuits for
Josephson junction qubits,” IEEE Trans. Appl. Superconduct., vol.
13, pp. 960–965, June 2003.
[14] M. F. Bocko, A. M. Herr, and M. J. Feldman, “Prospects for
quantum coherent computation using superconducting electronics,”
IEEE Trans. Appl. Superconduct., vol. 7, pp. 3638–3641, June 1997.
[15] A. W. Kleinsasser, “High performance Nb Josephson devices for
petaflops computing,” IEEE Trans. Appl. Superconduct., vol. 11, pp.
1043–1049, Mar. 2001.
[16] L. A. Abelson, Q. P. Herr, G. L. Kerber, M. Leung, and T. S.
Tighe, “Manufacturability of superconductor electronics for a
petaflops-scale computer,” IEEE Trans. Appl. Superconduct.,vol.9,
pp. 3202–3207, June 1999.
[17] A. Silver, A. Kleinsasser, G. Kerber, Q. Herr, M. Dorojevets, P.
Bunyk, and L. Abelson, “Development of superconductor electronics
technology for high end computing,” Supercond. Sci.
Technol., vol. 16, pp. 1368–1374, Oct. 2003.
[18] G. L. Kerber, L. A. Abelson, K. Edwards, R. Hu, M. W. Johnson,
M. L. Leung, and J. Luine, “Fabrication of high current density Nb
integrated circuits using a self-aligned junction anodization process,”
IEEE Trans. Appl. Superconduct., vol. 13, pp. 82–86, June 2003.
[19] Q. P. Herr, M. S. Wire, and A. D. Smith, “High speed data link between
digital superconductor chips,” Appl. Phys. Lett., vol. 80, pp.
3210–3212, Apr. 2002.
[20] J. E. Savageau, C. J. Burroughs, P. A. A. Booi, M. W. Cromar, S.
P. Benz, and J. A. Koch, “Superconducting integrated circuit fabrication
with low temperature ECR-based PECVD SiO dielectric
films,” IEEE Trans. Appl. Superconduct., vol. 5, pp. 2303–2309, June
1995.
[21] K. K. Berggren, E. M. Macedo, D. A. Feld, and J. P. Sage, “Low
„ superconductive circuits fabricated on 150-mm-diameter wafers
using a doubly planarized Nb/AlO /Nb process,” IEEE Trans. Appl.
Superconduct., vol. 9, pp. 3271–3274, June 1999.
[22] R. Dolata, M. I. Khabipov, F.-Im. Buchholz, W. Kessel, and J.
Niemeyer, “Nb/Al O -Al/Nb process development for the fabrication
of fast-switching circuits in RSFQ logic,” in Proc. 2nd
Eur. Conf. Applied Superconductivity (EUCAS’95), vol. 2, pp.
1709–1712.
[23] D. Balashov, M. I. Khabipov, F.-Im. Buchholz, W. Kessel, and J.
Niemeyer, “SINIS fabrication process for realizing integrated circuits
in RSFQ impulse logic,” Supercond. Sci. Technol., vol. 12, pp.
864–867, 1999.
[24] M. I. Khabipov, D. Balashov, F.-Im. Buchholz, W. Kessel, and J.
Niemeyer, “RSFQ circuitry realized in a SINIS technology process,”
IEEE Trans. Appl. Superconduct., vol. 9, pp. 4682–4687, Dec. 1999.
[25] X. Meng, A. Wong, and T. Van Duzer, “Micron and submicron
Nb/Al-AlO -Al/Nb tunnel junctions with high critical current
densities,” IEEE Trans. Appl. Superconduct., vol. 11, pp. 365–368,
Mar. 2001.
[26] M. Maezawa, M. Suzuki, and A. Shoji, “Design and operation of a
rapid single flux quantum demultiplexer,” Supercond. Sci. Technol.,
vol. 15, pp. 1744–1746, 2002.
[27] H. Yamamori, M. Itoh, H. Sasaki, S. P. Benz, and P. D. Dresselhaus,
“All-NbN digital-to-analog converters for a programmable voltage
standard,” Supercond. Sci. Technol., vol. 14, p. 1048, Dec. 2001.
[28] HYPRES design rules. HYPRES, Elmsford, NY. [Online]. Available:
http://www.hypres.com
[29] S. Topylgo, private communication, Nov. 2003.
[30] J. C. Villegier, M. Salez, F. Miletto-Granozio, and A. Karpov, “Processing
and characterization of high Jc NbN superconducting tunnel
junctions for THz analog circuits and RSFQ,” IEEE Trans. Appl. Superconduct.,
vol. 9, pp. 3216–3219, June 1999.
[31] G. L. Kerber, L. A. Abelson, R. N. Elmadjian, and E. G. Ladizinsky,
“Characteristics of junctions and resistors fabrication using an
all-NbN superconductor integrated circuit foundry process,” IEEE
Trans. Appl. Superconduct., vol. 9, pp. 3267–3270, June 1999.
[32] W. Chen, V. Patel, S. K. Tolpygo, D. Yohannes, S. Pottorf, and J.
E. Lukens, “Development toward high-speed integrated circuits and
SQUID qubits with Nb/AlO /Nb Josephson junctions,” IEEE Trans.
Appl. Superconduct., vol. 13, pp. 103–106, June 2003.
[33] S. Tahara, S. Yorozu, Y. Kameda, Y. Hashimoto, H. Numata, T.
Satoh, W. Hattori, and M. Hidaka, “Superconducting digital electronics,”
IEEE Trans. Appl. Superconduct., vol. 11, pp. 463–468,
Mar. 2001.
[34] L. Fritzsch, H. Elsner, M. Schubert, and H.-G. Meyer, “SNS and SIS
Josephson junctions with dimensions down to the sub-micron region
prepared by a unified technology,” Supercond. Sci. Technol., vol. 12,
pp. 880–882, 1999.
[35] S. P. Benz, “Superconductor-normal-superconductor junctions for
programmable voltage standards,” Appl. Phys. Lett., vol. 67, pp.
2714–2716, Oct. 1995.
[36] R. Lochschmied, R. Herwig, M. Neuhaus, and W. Jutzi, “A low
power 12 bit flux shuttle shift register with Nb technology,” IEEE
Trans. Appl. Superconduct., vol. 7, pp. 2983–2986, June 1997.
[37] H. Terai and Z. Wang, “9 K operation of RSFQ logic cells fabricated
by NbN integrated circuit technology,” IEEE Trans. Appl. Superconduct.,
vol. 11, pp. 525–528, Mar. 2001.
[38] O. Kieler, R. Behr, F. Müller, H. Schulze, J. Kohlmann, and J.
Niemeyer, “Improved 1 V programmable Josephson voltage standard
using SINIS junctions,” Physica C, vol. 372–376, pp. 309–311,
2002.
[39] J. K. Freericks, B. K. Nikolic, and P. Miller, “Superconductor-correlated
metal-superconductor Josephson junctions: An optimized class
for high speed digital electronics,” IEEE Trans. Appl. Superconduct.,
vol. 13, pp. 1089–1092, June 2003.
[40] I. P. Nevirkovets, S. E. Shafranjuk, J. B. Ketterson, and E. M.
Rudenko, “Properties of high-jc SINIS junctions,” IEEE Trans.
Appl. Superconduct., vol. 13, pp. 1085–1088, June 2003.
[41] L. Abelson, “Superconductive electronics process technologies,”
in Extended Abstracts 6th Int. Superconductivity Electronics Conf.,
June 1997, pp. 1–4.
[42] X. Meng, A. Bhat, and T. Van Duzer, “Very small critical current
spreads in Nb/AlO /Nb integrated circuits using low temperature
and low stress ECR PECVD silicon oxide films,” IEEE Trans. Appl.
Superconduct., vol. 9, pp. 3208–3211, June 1999.
[43] A. Shoji, M. Aoyagi, S. Kosaka, and F. Shinoki, “Temperature-dependent
properties of niobium nitride Josephson tunnel junctions,”
IEEE Trans. Magn., vol. 23, pp. 1464–1471, Mar. 1987.
[44] M. Radparvar, L. S. Yu-Jahnes, and R. T. Hunt, “All niobium nitride
Josephson tunnel junctions with thermally oxidized magnesium barrier,”
IEEE Trans. Appl. Superconduct., vol. 3, pp. 2050–2053, Mar.
1993.
[45] S. Kubo, M. Asahi, M. Hikita, and M. Igarashi, “Magnetic penetration
depths in superconducting NbN films prepared by reactive dc
magnetron sputtering,” Appl. Phys. Lett., vol. 44, pp. 258–260, Jan.
15, 1984.
[46] S. L. Thomasson, A. W. Moopenn, R. Elmadjian, J. M. Murduck,
J. W. Spargo, L. A. Abelson, and H. W. Chan, “All refractory NbN
integrated circuit process,” IEEE Trans. Appl. Superconduct.,vol.3,
pp. 2058–2061, Mar. 1993.
ABELSON AND KERBER: SUPERCONDUCTOR INTEGRATED CIRCUIT FABRICATION TECHNOLOGY 1531