Superconducting Technology Assessment - nitrd
Superconducting Technology Assessment - nitrd
Superconducting Technology Assessment - nitrd
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
3.1.2 RSFQ PROCESSORS – READINESS FOR MAJOR INVESTMENT<br />
Processor<br />
The panel believes that RSFQ processor technology is ready for a major investment to produce a mature technology<br />
that can be used to produce petaflops-class computers starting in 2010. “Mature processor technology,” means<br />
one that would enable a competent ASIC digital designer, with no background in superconductive electronics, to<br />
design high-performance processor units. This judgment is based on an evaluation of progress made in the last<br />
decade and projection of manufacturing environments, coupled with a roadmap for RSFQ circuit development<br />
coordinated with VLSI manufacturing and packaging technologies. Although large RSFQ circuits are relatively<br />
immature today, their similarity in function, design, and fabrication to semiconductor circuits permits realistic<br />
extrapolations.<br />
Most of the tools for design, test, and fabrication will continue to be derived from the semiconductor industry, but<br />
will need to be adapted for application in RSFQ design. Because of this, investment in this effort will not need to<br />
match that needed for semiconductor development. The Flux project at Northrop Grumman, Stony Brook, and JPL<br />
illustrates how progress in fabrication and circuit technology can be accelerated in tandem. In the three years from<br />
2000 to 2003, fabrication technology was advanced by two generations, with gate libraries fully developed for<br />
each generation, and by early 2004 Northrop Grumman was ready to move to a 20 kA/cm 2 process. This was<br />
accomplished on a limited budget. The Flux-1 microprocessor, including scan path logic for testing, was designed<br />
and fabricated from a 10-cell library, and inter-chip communication circuits were designed and successfully tested<br />
up to 60 Gbps.<br />
Embedded Vector Registers, FIFO, and Small SFQ RAM<br />
Based on published reports, vector registers, FIFOs, and small SFQ RAM arrays are ready for the major investment<br />
needed to bring them to the required readiness for HEC. It will be necessary to:<br />
■ Enlarge the memory size using an advanced fabrication process (Chapter 4).<br />
■ Set up the read/write procedures to meet the needs of the processor.<br />
■ Test the FIFO in a logic chip.<br />
Chip-side<br />
microstrip<br />
Following this, test circuits can be designed and fabricated for testing at 50 GHz. Once problems are resolved,<br />
a complete 64 x 64 FIFO register can be designed and fabricated for inclusion in a processor.<br />
S<br />
G G<br />
S<br />
G G<br />
Figure 3.1-3. Signal and ground pad geometry used on Flux-1. Pad size and spacing are 100 mm.<br />
Carrier-side<br />
microstrip<br />
47