09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

26568—Rev. 3.05—September 2003 <strong>AMD</strong><strong>64</strong> Technology<br />

CVTSI2SD Convert Signed Doubleword or Quadword<br />

Integer to Scalar Double-Precision Floating-<br />

Point<br />

Converts a 32-bit or <strong>64</strong>-bit signed integer value in a general-purpose register or<br />

memory location to a double-precision floating-point value and writes the converted<br />

value in the low-order <strong>64</strong> bits of an XMM register. The high-order <strong>64</strong> bits in the<br />

destination XMM register are not modified.<br />

Mnemonic Opcode Description<br />

CVTSI2SD xmm, reg/mem32 F2 0F 2A /r Converts a doubleword integer in a general-purpose register or 32bit<br />

memory location to a double-precision floating-point value in<br />

the destination XMM register.<br />

CVTSI2SD xmm, reg/mem<strong>64</strong> F2 0F 2A /r Converts a quadword integer in a general-purpose register or <strong>64</strong>-bit<br />

memory location to a double-precision floating-point value in the<br />

destination XMM register.<br />

xmm<br />

127 <strong>64</strong> 63 0<br />

xmm<br />

127 <strong>64</strong> 63 0<br />

with REX prefix<br />

reg/mem32<br />

cvtsi2sd.eps<br />

If the result of the conversion is an inexact value, the value is rounded as specified by<br />

the rounding control bits (RC) in the MXCSR register.<br />

CVTSI2SD 73<br />

31<br />

reg/mem<strong>64</strong><br />

convert<br />

convert<br />

63 0<br />

0

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!