09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>AMD</strong><strong>64</strong> Technology 26568—Rev. 3.05—September 2003<br />

PEXTRW Extract Packed Word<br />

Extracts a 16-bit value from an XMM register, as selected by the immediate byte<br />

operand (as shown in Table 1-2) and writes it to the low-order word of a 32-bit generalpurpose<br />

register, with zero-extension to 32 bits.<br />

Mnemonic Opcode Description<br />

PEXTRW reg32, xmm, imm8 66 0F C5 /r ib Extracts a 16-bit value from an XMM register and writes it to<br />

low-order 16 bits of a general-purpose register.<br />

Table 1-2. Immediate-Byte Operand Encoding for <strong>128</strong>-<strong>Bit</strong> PEXTRW<br />

Immediate-Byte<br />

<strong>Bit</strong> Field<br />

2–0<br />

32<br />

0<br />

reg32 xmm<br />

imm8<br />

7 0<br />

mux<br />

248 PEXTRW<br />

15<br />

0<br />

127 112 111 96 95 80 79 <strong>64</strong> 63 48 47 32 31 16 15 0<br />

pextrw-<strong>128</strong>.eps<br />

Value of <strong>Bit</strong> Field Source <strong>Bit</strong>s Extracted<br />

0 15–0<br />

1 31–16<br />

2 47–32<br />

3 63–48<br />

4 79–<strong>64</strong><br />

5 95–80<br />

6 111–96<br />

7 127–112

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!