09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

26568—Rev. 3.05—September 2003 <strong>AMD</strong><strong>64</strong> Technology<br />

CVTPD2PI Convert Packed Double-Precision Floating-Point<br />

to Packed Doubleword Integers<br />

Converts two packed double-precision floating-point values in an XMM register or a<br />

<strong>128</strong>-bit memory location to two packed 32-bit signed integer values and writes the<br />

converted values in an MMX register.<br />

Mnemonic Opcode Description<br />

CVTPD2PI mmx, xmm2/mem<strong>128</strong> 66 0F 2D /r Converts packed double-precision floating-point values in an<br />

XMM register or <strong>128</strong>-bit memory location to packed<br />

doubleword integers values in the destination MMX register.<br />

If the result of the conversion is an inexact value, the value is rounded as specified by<br />

the rounding control bits (RC) in the MXCSR register. If the floating-point value is a<br />

NaN, infinity, or if the result of the conversion is larger than the maximum signed<br />

doubleword (–2 31 to +2 31 – 1), the instruction returns the 32-bit indefinite integer<br />

value (8000_0000h) when the invalid-operation exception (IE) is masked.<br />

Related Instructions<br />

CVTDQ2PD, CVTPD2DQ, CVTPI2PD, CVTSD2SI, CVTSI2SD, CVTTPD2DQ,<br />

CVTTPD2PI, CVTTSD2SI<br />

rFLAGS Affected<br />

None<br />

mmx<br />

63 32 31 0<br />

xmm/mem<strong>128</strong><br />

127 <strong>64</strong> 63 0<br />

convert<br />

convert<br />

cvtpd2pi.eps<br />

CVTPD2PI 49

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!