09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

26568—Rev. 3.05—September 2003 <strong>AMD</strong><strong>64</strong> Technology<br />

CVTPI2PS Convert Packed Doubleword Integers to Packed<br />

Single-Precision Floating-Point<br />

Converts two packed 32-bit signed integer values in an MMX register or a <strong>64</strong>-bit<br />

memory location to two single-precision floating-point values and writes the<br />

converted values in the low-order <strong>64</strong> bits of an XMM register. The high-order <strong>64</strong> bits of<br />

the XMM register are not modified.<br />

Mnemonic Opcode Description<br />

CVTPI2PS xmm, mmx/mem<strong>64</strong> 0F 2A /r Converts packed doubleword integer values in an MMX register or<br />

<strong>64</strong>-bit memory location to single-precision floating-point values in<br />

the destination XMM register.<br />

Related Instructions<br />

CVTDQ2PS, CVTPS2DQ, CVTPS2PI, CVTSI2SS, CVTSS2SI, CVTTPS2DQ,<br />

CVTTPS2PI, CVTTSS2SI<br />

rFLAGS Affected<br />

None<br />

xmm<br />

127 <strong>64</strong> 63 32<br />

31<br />

0<br />

mmx/mem<strong>64</strong><br />

63 32 31 0<br />

convert<br />

convert<br />

cvtpi2ps.eps<br />

CVTPI2PS 57

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!