09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

26568—Rev. 3.05—September 2003 <strong>AMD</strong><strong>64</strong> Technology<br />

CVTSS2SD Convert Scalar Single-Precision Floating-Point<br />

to Scalar Double-Precision Floating-Point<br />

Converts a single-precision floating-point value in the low-order 32 bits of an XMM<br />

register or a 32-bit memory location to a double-precision floating-point value and<br />

writes the converted value in the low-order <strong>64</strong> bits of another XMM register. The highorder<br />

<strong>64</strong> bits in the destination XMM register are not modified.<br />

Mnemonic Opcode Description<br />

CVTSS2SD xmm1, xmm2/mem32 F3 0F 5A /r Converts scalar single-precision floating-point value in an<br />

XMM register or 32-bit memory location to double-precision<br />

floating-point value in the destination XMM register.<br />

Related Instructions<br />

CVTPD2PS, CVTPS2PD, CVTSD2SS<br />

rFLAGS Affected<br />

None<br />

MXCSR Flags Affected<br />

xmm1 xmm2/mem32<br />

127 <strong>64</strong><br />

63 0<br />

FZ RC PM UM OM ZM DM IM DAZ PE UE OE ZE DE IE<br />

M M<br />

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

Note:<br />

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.<br />

127 32 31 0<br />

convert<br />

cvtss2sd.eps<br />

CVTSS2SD 79

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!