09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>AMD</strong><strong>64</strong> Technology 26568—Rev. 3.05—September 2003<br />

PSLLDQ Packed Shift Left Logical Double Quadword<br />

Left-shifts the <strong>128</strong>-bit (double quadword) value in an XMM register by the number of<br />

bytes specified in an immediate byte value. The low-order bytes that are emptied by<br />

the shift operation are cleared to 0. If the shift value is greater than 15, the<br />

destination XMM register is cleared to all 0s.<br />

Mnemonic Opcode Description<br />

PSLLDQ xmm, imm8 66 0F 73 /7 ib Left-shifts double quadword value in an XMM register by the amount<br />

specified in an immediate byte value.<br />

Related Instructions<br />

PSLLD, PSLLQ, PSLLW, PSRAD, PSRAW, PSRLD, PSRLDQ, PSRLQ, PSRLW<br />

rFLAGS Affected<br />

None<br />

MXCSR Flags Affected<br />

None<br />

xmm imm8<br />

127 0<br />

shift left<br />

288 PSLLDQ<br />

7 0<br />

pslldq.eps

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!