09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>AMD</strong><strong>64</strong> Technology 26568—Rev. 3.05—September 2003<br />

PSRAD Packed Shift Right Arithmetic Doublewords<br />

Right-shifts each of the packed 32-bit values in the first source operand by the number<br />

of bits specified in the second source operand and writes each shifted value in the<br />

corresponding doubleword of the destination (first source). The first<br />

source/destination and second source operands are:<br />

� an XMM register and another XMM register or <strong>128</strong>-bit memory location, or<br />

� an XMM register and an immediate byte value.<br />

The high-order bits that are emptied by the shift operation are filled with the sign bit<br />

of the doubleword’s initial value. If the shift value is greater than 31, each doubleword<br />

in the destination is filled with the sign bit of the doubleword’s initial value.<br />

Mnemonic Opcode Description<br />

PSRAD xmm1, xmm2/mem<strong>128</strong> 66 0F E2 /r Right-shifts packed doublewords in an XMM register by the<br />

amount specified in the low <strong>64</strong> bits of an XMM register or<br />

<strong>128</strong>-bit memory location.<br />

PSRAD xmm, imm8 66 0F 72 /4 ib Right-shifts packed doublewords in an XMM register by the<br />

amount specified in an immediate byte value.<br />

294 PSRAD

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!