09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

26568—Rev. 3.05—September 2003 <strong>AMD</strong><strong>64</strong> Technology<br />

PMULHUW Packed Multiply High Unsigned Word<br />

Multiplies each packed unsigned 16-bit values in the first source operand by the<br />

corresponding packed unsigned word in the second source operand and writes the<br />

high-order 16 bits of each intermediate 32-bit result in the corresponding word of the<br />

destination (first source). The first source/destination operand is an XMM register and<br />

the second source operand is another XMM register or <strong>128</strong>-bit memory location.<br />

Mnemonic Opcode Description<br />

PMULHUW xmm1, xmm2/mem<strong>128</strong> 66 0F E4 /r Multiplies packed 16-bit values in an XMM register by the<br />

packed 16-bit values in another XMM register or <strong>128</strong>-bit<br />

memory location and writes the high-order 16 bits of each<br />

result in the destination XMM register.<br />

Related Instructions<br />

PMADDWD, PMULHW, PMULLW, PMULUDQ<br />

rFLAGS Affected<br />

None<br />

MXCSR Flags Affected<br />

None<br />

multiply<br />

xmm1 xmm2/mem<strong>128</strong><br />

. . . . . .<br />

127 112 111 96 95 80 79 <strong>64</strong> 63 48 47 32<br />

31 16 15 0<br />

. . . . . .<br />

multiply<br />

127 112 111 96 95 80 79 <strong>64</strong> 63 48 47 32 31 16 15 0<br />

. . . . . .<br />

pmulhuw-<strong>128</strong>.eps<br />

PMULHUW 265

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!