09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

26568—Rev. 3.05—September 2003 <strong>AMD</strong><strong>64</strong> Technology<br />

Exceptions<br />

Exception Real<br />

Invalid opcode, #UD X<br />

X<br />

Virtual<br />

8086 Protected Cause of Exception<br />

X<br />

X<br />

X<br />

X<br />

The SSE instructions are not supported, as indicated by bit<br />

25 of CPUID standard function 1.<br />

The emulate bit (EM) of CR0 was set to 1.<br />

X X X The operating-system FXSAVE/FXRSTOR support bit<br />

(OSFXSR) of CR4 was cleared to 0.<br />

Device not available,<br />

#NM<br />

X X X The task-switch bit (TS) of CR0 was set to 1.<br />

Stack, #SS X X X A memory address exceeded the stack segment limit or was<br />

non-canonical.<br />

General protection, #GP X X X<br />

X<br />

A memory address exceeded a data segment limit or was<br />

non-canonical.<br />

A null data segment was used to reference memory.<br />

X The destination operand was in a non-writable segment.<br />

Page fault, #PF X X A page fault resulted from the execution of the instruction.<br />

Alignment check, #AC X X An unaligned memory reference was performed while<br />

alignment checking was enabled.<br />

MOVSS 185

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!