09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

26568—Rev. 3.05—September 2003 <strong>AMD</strong><strong>64</strong> Technology<br />

MULSS Multiply Scalar Single-Precision Floating-Point<br />

Multiplies the single-precision floating-point value in the low-order doubleword of<br />

first source operand by the single-precision floating-point value in the low-order<br />

doubleword of the second source operand and writes the result in the low-order<br />

doubleword of the destination (first source). The three high-order doublewords of the<br />

destination are not modified. The first source/destination operand is an XMM register.<br />

The second source operand is another XMM register or 32-bit memory location.<br />

Mnemonic Opcode Description<br />

MULSS xmm1, xmm2/mem32 F3 0F 59 /r Multiplies low-order single-precision floating-point values in an<br />

XMM register and another XMM register or 32-bit memory<br />

location and writes the result in the low-order doubleword of the<br />

destination XMM register.<br />

Related Instructions<br />

MULPD, MULPS, MULSD, PFMUL<br />

rFLAGS Affected<br />

None<br />

xmm1 xmm2/mem32<br />

127 32 31 0 127 32<br />

31 0<br />

multiply<br />

mulss.eps<br />

MULSS 199

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!