09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

26568—Rev. 3.05—September 2003 <strong>AMD</strong><strong>64</strong> Technology<br />

Related Instructions<br />

MOVDQA, MOVDQU, MOVDQ2Q, MOVQ, MOVQ2DQ<br />

rFLAGS Affected<br />

None<br />

MXCSR Flags Affected<br />

None<br />

Exceptions (All Modes)<br />

Exception Real<br />

Invalid opcode, #UD X<br />

X<br />

X<br />

Virtual<br />

8086 Protected Description<br />

X<br />

X<br />

X<br />

X<br />

X<br />

X<br />

The MMX instructions are not supported, as indicated by<br />

bit 23 of CPUID standard function 1.<br />

The SSE2 instructions are not supported, as indicated by bit<br />

26 of CPUID standard function 1.<br />

The emulate bit (EM) of CR0 was set to 1.<br />

X X X The instruction used XMM registers while CR4.OSFXSR=0.<br />

Device not available,<br />

#NM<br />

X X X The task-switch bit (TS) of CR0 was set to 1.<br />

Stack, #SS X X X A memory address exceeded the stack segment limit or was<br />

non-canonical.<br />

General protection, #GP X X X A memory address exceeded a data segment limit or was<br />

non-canonical.<br />

Page fault, #PF X X A page fault resulted from the execution of the instruction.<br />

x87 floating-point<br />

exception pending, #MF<br />

X X X An x87 floating-point exception was pending and the<br />

instruction referenced an MMX register.<br />

Alignment check, #AC X X An unaligned memory reference was performed while<br />

alignment checking was enabled.<br />

MOVD 147

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!