09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

26568—Rev. 3.05—September 2003 <strong>AMD</strong><strong>64</strong> Technology<br />

Table 1-5. Immediate-Byte Operand Encoding for PSHUFHW<br />

Related Instructions<br />

PSHUFD, PSHUFLW, PSHUFW<br />

rFLAGS Affected<br />

None<br />

MXCSR Flags Affected<br />

None<br />

Destination <strong>Bit</strong>s Filled<br />

Immediate-Byte<br />

<strong>Bit</strong> Field<br />

79–<strong>64</strong> 1–0<br />

95–80 3–2<br />

111–96 5–4<br />

127–112 7–6<br />

Value of <strong>Bit</strong> Field Source <strong>Bit</strong>s Moved<br />

0 79–<strong>64</strong><br />

1 95–80<br />

2 111–96<br />

3 127–112<br />

0 79–<strong>64</strong><br />

1 95–80<br />

2 111–96<br />

3 127–112<br />

0 79–<strong>64</strong><br />

1 95–80<br />

2 111–96<br />

3 127–112<br />

0 79–<strong>64</strong><br />

1 95–80<br />

2 111–96<br />

3 127–112<br />

PSHUFHW 281

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!