09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

26568—Rev. 3.05—September 2003 <strong>AMD</strong><strong>64</strong> Technology<br />

ANDPS Logical <strong>Bit</strong>wise AND<br />

Packed Single-Precision Floating-Point<br />

Performs a bitwise logical AND of the four packed single-precision floating-point<br />

values in the first source operand and the corresponding four packed single-precision<br />

floating-point values in the second source operand and writes the result in the<br />

destination (first source). The first source/destination operand is an XMM register.<br />

The second source operand is another XMM register or <strong>128</strong>-bit memory location.<br />

Mnemonic Opcode Description<br />

ANDPS xmm1, xmm2/mem<strong>128</strong> 0F 54 /r Performs bitwise logical AND of four packed single-precision floatingpoint<br />

values in an XMM register and in another XMM register or <strong>128</strong>-bit<br />

memory location and writes the result in the destination XMM register.<br />

Related Instructions<br />

ANDNPD, ANDNPS, ANDPD, ORPD, ORPS, XORPD, XORPS<br />

rFLAGS Affected<br />

None<br />

MXCSR Flags Affected<br />

None<br />

AND<br />

AND<br />

xmm1 xmm2/mem<strong>128</strong><br />

127 96 95 <strong>64</strong> 63 32<br />

31<br />

0<br />

AND<br />

AND<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

andps.eps<br />

ANDPS 21

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!