09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>AMD</strong><strong>64</strong> Technology 26568—Rev. 3.05—September 2003<br />

STMXCSR Store MXCSR Control/Status Register<br />

Saves the contents of the MXCSR register in a 32-bit location in memory. The MXCSR<br />

register is described in “Registers” in <strong>Volume</strong> 1.<br />

Mnemonic Opcode Description<br />

STMXCSR mem32 0F AE /3 Stores contents of MXCSR in 32-bit memory location.<br />

Related Instructions<br />

LDMXCSR<br />

rFLAGS Affected<br />

None<br />

MXCSR Flags Affected<br />

None<br />

Exceptions<br />

Exception Real<br />

Invalid opcode, #UD X<br />

X<br />

368 STMXCSR<br />

Virtual<br />

8086 Protected Cause of Exception<br />

X<br />

X<br />

X<br />

X<br />

The SSE instructions are not supported, as indicated by bit<br />

25 of CPUID standard function 1.<br />

The emulate bit (EM) of CR0 was set to 1.<br />

X X X The operating-system FXSAVE/FXRSTOR support bit<br />

(OSFXSR) of CR4 is cleared to 0.<br />

Device not available, #NM X X X The task-switch bit (TS) of CR0 was set to 1.<br />

Stack, #SS X X X A memory address exceeded the stack segment limit or was<br />

non-canonical.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!