09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>AMD</strong><strong>64</strong> Technology 26568—Rev. 3.05—September 2003<br />

PSRLW Packed Shift Right Logical Words<br />

Right-shifts each of the packed 16-bit values in the first source operand by the number<br />

of bits specified in the second operand and writes each shifted value in the<br />

corresponding word of the destination (first source). The first source/destination and<br />

second source operands are:<br />

� an XMM register and another XMM register or <strong>128</strong>-bit memory location, or<br />

� an XMM register and an immediate byte value.<br />

The high-order bits that are emptied by the shift operation are cleared to 0. If the shift<br />

value is greater than 15, the destination is cleared to 0.<br />

Mnemonic Opcode Description<br />

PSRLW xmm1, xmm2/mem<strong>128</strong> 66 0F D1 /r Right-shifts packed words in an XMM register by the amount<br />

specified in the low <strong>64</strong> bits of an XMM register or <strong>128</strong>-bit<br />

memory location.<br />

PSRLW xmm, imm8 66 0F 71 /2 ib Right-shifts packed words in an XMM register by the amount<br />

specified in an immediate byte value.<br />

306 PSRLW

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!