09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

26568—Rev. 3.05—September 2003 <strong>AMD</strong><strong>64</strong> Technology<br />

Exceptions<br />

Exception Real<br />

Invalid opcode, #UD X<br />

X<br />

Virtual<br />

8086 Protected Cause of Exception<br />

X<br />

X<br />

X<br />

X<br />

The SSE2 instructions are not supported, as indicated by bit<br />

26 of CPUID standard function 1.<br />

The emulate bit (EM) of CR0 was set to 1.<br />

X X X The operating-system FXSAVE/FXRSTOR support bit<br />

(OSFXSR) of CR4 was cleared to 0.<br />

Device not available,<br />

#NM<br />

X X X The task-switch bit (TS) of CR0 was set to 1.<br />

General protection X The destination operand was in a non-writable segment.<br />

x87 floating-point<br />

exception pending, #MF<br />

X X X An exception was pending due to an x87 floating-point<br />

instruction.<br />

MOVDQ2Q 149

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!