09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

26568—Rev. 3.05—September 2003 <strong>AMD</strong><strong>64</strong> Technology<br />

MOVSS Move Scalar Single-Precision Floating-Point<br />

Moves a scalar single-precision floating-point value:<br />

� from the low-order 32 bits of an XMM register or a 32-bit memory location to the<br />

low-order 32 bits of another XMM register, or<br />

� from a 32-bit memory location to the low-order 32 bits of an XMM register, with<br />

zero-extension to <strong>128</strong> bits.<br />

If the source operand is an XMM register, the high-order 96 bits of the destination<br />

XMM register are not modified. If the source operand is a memory location, the highorder<br />

96 bits of the destination XMM register are cleared to all 0s.<br />

Mnemonic Opcode Description<br />

MOVSS xmm1, xmm2/mem32 F3 0F 10 /r Moves single-precision floating-point value from an XMM register<br />

or 32-bit memory location to an XMM register.<br />

MOVSS xmm1/mem32, xmm2 F3 0F 11 /r Moves single-precision floating-point value from an XMM register to<br />

an XMM register or 32-bit memory location.<br />

MOVSS 183

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!