09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>AMD</strong><strong>64</strong> Technology 26568—Rev. 3.05—September 2003<br />

PSHUFHW Packed Shuffle High Words<br />

Moves any one of the four packed words in the high-order quadword of an XMM<br />

register or <strong>128</strong>-bit memory location to each word in the high-order quadword of<br />

another XMM register. In each case, the value of the destination word is determined<br />

by a two-bit field in the immediate-byte operand, with bits 0 and 1 selecting the<br />

contents of the low-order word, bits 2 and 3 selecting the second word, bits 4 and 5<br />

selecting the third word, and bits 6 and 7 selecting the high-order word. Refer to<br />

Table 1-5 on page 281. A word in the source operand may be copied to more than one<br />

word in the destination. The low-order quadword of the source operand is copied to<br />

the low-order quadword of the destination register.<br />

Mnemonic Opcode Description<br />

PSHUFHW xmm1, xmm2/mem<strong>128</strong>, imm8 F3 0F 70 /r ib Shuffles packed 16-bit values in high-order<br />

quadword of an XMM register or <strong>128</strong>-bit<br />

memory location and puts the result in highorder<br />

quadword of another XMM register.<br />

xmm1 xmm2/mem<strong>128</strong><br />

127 112 111 96 95 80 79 <strong>64</strong> 63 0<br />

imm8<br />

7 0<br />

280 PSHUFHW<br />

127 112 111 96 95 80 79 <strong>64</strong> 63 0<br />

mux<br />

mux<br />

mux<br />

mux<br />

pshufhw.eps

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!