09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>AMD</strong><strong>64</strong> Technology 26568—Rev. 3.05—September 2003<br />

Table 1-7. Immediate-Byte Operand Encoding for SHUFPD<br />

Destination <strong>Bit</strong>s Filled<br />

Related Instructions<br />

SHUFPS<br />

rFLAGS Affected<br />

None<br />

MXCSR Flags Affected<br />

None<br />

Exceptions<br />

Immediate-Byte<br />

<strong>Bit</strong> Field<br />

63–0 0<br />

127–<strong>64</strong> 1<br />

Exception Real<br />

Invalid opcode, #UD X<br />

X<br />

Value of <strong>Bit</strong><br />

Field<br />

352 SHUFPD<br />

Source 1 <strong>Bit</strong>s Moved Source 2 <strong>Bit</strong>s Moved<br />

0 63–0 —<br />

1 127–<strong>64</strong> —<br />

0 — 63–0<br />

1 — 127–<strong>64</strong><br />

Virtual<br />

8086 Protected Cause of Exception<br />

X<br />

X<br />

X<br />

X<br />

The SSE2 instructions are not supported, as indicated by bit<br />

26 of CPUID standard function 1.<br />

The emulate bit (EM) of CR0 was set to 1.<br />

X X X The operating-system FXSAVE/FXRSTOR support bit<br />

(OSFXSR) of CR4 is cleared to 0.<br />

Device not available, #NM X X X The task-switch bit (TS) of CR0 was set to 1.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!