09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

26568—Rev. 3.05—September 2003 <strong>AMD</strong><strong>64</strong> Technology<br />

Table 1-3. Immediate-Byte Operand Encoding for <strong>128</strong>-<strong>Bit</strong> PINSRW<br />

Related Instructions<br />

PEXTRW<br />

rFLAGS Affected<br />

None<br />

MXCSR Flags Affected<br />

None<br />

Exceptions<br />

Immediate-Byte<br />

<strong>Bit</strong> Field<br />

2–0<br />

Exception Real<br />

Invalid opcode, #UD X<br />

Value of <strong>Bit</strong> Field Destination <strong>Bit</strong>s Filled<br />

0 15–0<br />

1 31–16<br />

2 47–32<br />

3 63–48<br />

4 79–<strong>64</strong><br />

5 95–80<br />

6 111–96<br />

7 127–112<br />

Virtual<br />

8086 Protected Cause of Exception<br />

X<br />

X<br />

The SSE instructions are not supported, as indicated by bit<br />

25 in CPUID standard function 1.<br />

The emulate bit (EM) of CR0 was set to 1.<br />

X X X The operating-system FXSAVE/FXRSTOR support bit<br />

(OSFXSR) of CR4 is cleared to 0.<br />

X X X<br />

Device not available, #NM X X X The task-switch bit (TS) of CR0 was set to 1.<br />

Stack, #SS X X X A memory address exceeded the stack segment limit or was<br />

non-canonical.<br />

PINSRW 251

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!