09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

26568—Rev. 3.05—September 2003 <strong>AMD</strong><strong>64</strong> Technology<br />

DIVPS Divide Packed Single-Precision Floating-Point<br />

Divides each of the four packed single-precision floating-point values in the first<br />

source operand by the corresponding packed single-precision floating-point value in<br />

the second source operand and writes the result of each division in the corresponding<br />

quadword of the destination (first source). The first source/destination operand is an<br />

XMM register. The second source operand is another XMM register or <strong>128</strong>-bit memory<br />

location.<br />

Mnemonic Opcode Description<br />

DIVPS xmm1, xmm/2mem<strong>128</strong> 0F 5E /r Divides packed single-precision floating-point values in an XMM<br />

register by the packed single-precision floating-point values in<br />

another XMM register or <strong>128</strong>-bit memory location.<br />

Related Instructions<br />

DIVPD, DIVSD, DIVSS<br />

rFLAGS Affected<br />

None<br />

divide<br />

divide<br />

xmm1 xmm2/mem<strong>128</strong><br />

127 96 95 <strong>64</strong> 63 32<br />

31<br />

0<br />

divide<br />

divide<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

divps.eps<br />

DIVPS 105

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!