09.01.2013 Views

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

AMD x86-64 Architecture Programmer's Manual, Volume 4, 128-Bit ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>AMD</strong><strong>64</strong> Technology 26568—Rev. 3.05—September 2003<br />

number that can be represented in the data-type format<br />

being used.<br />

packed<br />

See vector.<br />

PAE<br />

Physical-address extensions.<br />

physical memory<br />

Actual memory, consisting of main memory and cache.<br />

probe<br />

A check for an address in a processor’s caches or internal<br />

buffers. External probes originate outside the processor, and<br />

internal probes originate within the processor.<br />

protected mode<br />

A submode of legacy mode.<br />

quadword<br />

Four words, or eight bytes, or <strong>64</strong> bits.<br />

RAZ<br />

Read as zero (0), regardless of what is written.<br />

real-address mode<br />

See real mode.<br />

real mode<br />

A short name for real-address mode, a submode of legacy<br />

mode.<br />

relative<br />

Referencing with a displacement (also called offset) from an<br />

instruction pointer rather than the base of a code segment.<br />

Contrast with absolute.<br />

REX<br />

An instruction prefix that specifies a <strong>64</strong>-bit operand size and<br />

provides access to additional registers.<br />

RIP-relative addressing<br />

Addressing relative to the <strong>64</strong>-bit RIP instruction pointer.<br />

xx Preface

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!