12.07.2015 Views

SuperH (SH) 64-Bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-Bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-Bit RISC Series SH-5 System Architecture, Volume ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

PRELIMINARY DATARegister descriptions 213SCIF.SCFSR20X10Field <strong>Bit</strong>s Size Volatile? Synopsis TypeTEND [6] 1 Transmit end RW *OperationWhen readWhen writtenHARD reset 1Indicates that there is no valid data in SCIF.SCFTDR2 when thelast bit of the transmit character is sent, and transmission hasbeen ended.See <strong>Bit</strong> 6 - Transmit end (TEND) on page 216.Returns current value* Only 0 can be written. This clears the flagER [7] 1 Receive error RW *FER3 toFER0OperationWhen readWhen writtenHARD reset 0Indicates that a framing error or parity error occurred duringreception.See <strong>Bit</strong> 7 - Receive error (ER) on page 215.Returns current value* Only 0 can be written. This clears the flag[11:8] 4 Number of framing errors ROOperationWhen readWhen writtenHARD reset 0These bits indicate the number of data bytes in which aframing error occurred in the receive data stored inSCIF.SCFRDR2.See <strong>Bit</strong>s 11 to 8 - Number of framing errors(FER3 to FER0) on page 214Returns current valueInvalidD R A FTTable 89: SCIF.SCFSR205-SA-10001 v1.0<strong>SuperH</strong>, Inc.<strong>SH</strong>-5 <strong>System</strong> <strong>Architecture</strong>, <strong>Volume</strong> 1: <strong>System</strong>

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!