12.07.2015 Views

SuperH (SH) 64-Bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-Bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-Bit RISC Series SH-5 System Architecture, Volume ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

PRELIMINARY DATA296 Power management unit (PMU)Module power control acknowledge register (CPRC.MSTPACK)CPRC.MSTPACK0x0028Field <strong>Bit</strong>s Size Volatile? Synopsis TypeMSTPACK0 0 1 ✓ DMAC module stop bit acknowledge. ROOperationWhen readWhen writtenHARD reset 0Indicates whether this module is operating normally or in lowpower mode.Returns current value.1: Module is currently in low power mode and is halted0: Module is operating normallyIgnoredMSTPACK1 1 1 ✓ SCIF module stop bit acknowledge. ROOperationWhen readWhen writtenHARD reset 0Indicates whether this module is operating normally or in lowpower mode.Returns current value.1: Module is currently in low power mode and is halted0: Module is operating normallyIgnoredMSTPACK2 2 1 ✓ TMU module stop bit acknowledge. ROOperationWhen readWhen writtenIndicates whether this module is operating normally or in lowpower mode.D R A FTReturns current value.1: Module is currently in low power mode and is halted0: Module is operating normallyIgnoredHARD reset 0Table 115: CPRC.MSTPACK<strong>SuperH</strong>, Inc.<strong>SH</strong>-5 <strong>System</strong> <strong>Architecture</strong>, <strong>Volume</strong> 1: <strong>System</strong> 05-SA-10001 v1.0

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!