SuperH (SH) 64-Bit RISC Series SH-5 System Architecture, Volume ...

More documents

Recommendations

Info

328PRELIMINARY DATAREIE 205, 208-209, 252, 254RESERVED 26, 40, 59, 62, 76-82, 85-86,90, 102, 160-161, 200-201, 205, 207,225, 232-233, 240, 272, 281, 284,295, 298, 300, 320RESET 141, 163, 308, 316, 318-319Reset 6, 21, 32-41, 43, 47-48, 51, 59-62,70, 73-86, 88-90, 95, 99-105,141-165, 169, 175-186, 192, 198-201,204-226, 228-236, 240-241, 245, 255,258-259, 263, 265, 267-275, 280-286,288-290, 292, 295, 298-300, 302,305-313, 316, 318-321Resource_select 68, 70, 84Response 12-13, 15-17, 19-21, 23-24, 29,31, 37-39, 42, 49-50, 56, 58, 61-62,66-67, 75-76, 78, 101, 315RESVEC 316RIE 206, 208-209, 252, 254RISC 1Rising edge 171, 180, 182-183, 190, 257,262Round robin 63, 69-70Round Robin Mode 70RSTS 283, 286RTC 95, 137-158, 160, 163-164,166-169, 171, 173-176, 179-180, 182,189, 192, 266, 289, 303, 306RTCCLK 176, 179Rtcen 164RTS 194, 196, 228-229, 231, 233-234,237, 241, 253RTSDT 233-234RTSIO 233-234SSAR 63, 67SBC 267SCIF 2, 69, 95, 98, 193-200, 202,204-224, 227, 229-231, 234, 236,240-243, 245-248, 250, 252-258, 293,301SDRAM 2Second 137, 139-140, 142-144, 151-152,162-164, 166, 168, 203, 215, 319Section 9, 11, 13, 31, 34, 48-49, 59, 197,200-201, 204-206, 211-214, 224-225,231-233, 240, 277-278, 289-290, 304,306, 308, 314, 319, 321Segment 94SETUP 276SHWY 262, 264-266, 268, 277-278, 308SLEEP 285, 288-289, 299, 302-304Sleep 288, 290-291, 299, 302, 305, 307,311-313, 315Source_increment 83SRAM 6Src 24Standard 2, 4, 31, 33-35, 37, 42, 96, 193,314Standby 2, 141-142, 144-149, 151-153,155-156, 158, 160, 163, 171, 174-176,178-179, 185, 190, 200, 204, 210,221, 223, 231, 282, 285-286, 290-291,299, 303-307, 309-311, 314-315Status register (SR) 64, 197, 207, 227,248, 254, 256Status register fieldM 35, 41, 258MD 196, 237, 239, 262-265, 267-268,270-271, 301S 1-2, 94-95, 244STBY 288-289, 291, 299, 304STOP 200, 203, 242-244Store 21, 55, 58, 65, 96, 198-199Store16 18, 23, 54Store32 19, 23, 54-55Store8 18, 54D R A FTSuperH, Inc.SH-5 System Architecture, Volume 1: System 05-SA-10001 v1.0
PRELIMINARY DATA329StoreWord 30, 61STR 176-177, 186-187, 192Subregions 97SuperHyway 2, 4-6, 9, 23, 94, 97-99Swap8 19, 23, 54Symbol 33Synchronization 172, 178, 192-193, 241,252System bus 53TTCLK 139, 171, 173, 175-176, 179, 182,186, 189-190TCNT 172, 176, 178-184, 186-188, 190,192TCOE 175, 182, 186, 189TCOR 178, 186-187TCR 178-179, 186-191TDFE 207, 210, 212, 217, 225, 227, 248,254-256TEND 210, 213, 216, 245, 248Tid 24TIE 206-207, 248, 254TLB 1TME 276, 284-287, 304TMU 95, 98, 139, 171-180, 182, 185-187,189-192, 293, 303TMUBASE 173TOP_MB 36Top_mb 35-36, 41, 60, 74, 101TPSC 178, 180, 182, 186, 188-189Trace buffer 5-6Tracing 6, 22, 29Transfer_enable 85Transfer_end 86Transfer_size 83Trap 2, 5Trigger_Out 5Type 4, 11, 15, 17-18, 23, 25-26, 29,32-35, 37, 43, 59, 61, 63, 73, 75, 77,80-83, 86, 88, 99, 101, 103-104,142-148, 150-152, 154-155, 157-158,160, 163, 171, 175-176, 178-180, 182,186, 198-200, 205, 211, 222, 224,229, 231, 240, 267, 272, 281-282,285-286, 288, 293, 296, 299, 316,318, 320UUndefined block 25-26, 29-30, 41-42UNF 178, 181, 183-184, 186, 191UNIE 181, 183, 186, 191Unsigned 16Unsol_resp 39, 62, 76VVCR 29-31, 34-37, 41-42, 59, 64, 96-99Vi 21-22, 94Volatile 32-33, 35, 37, 41, 47, 59, 61, 73,75, 77, 80-83, 86, 88, 99, 101,103-104, 142-148, 150-152, 154-155,157-158, 160, 163, 175-176, 178-180,182, 186, 198-200, 205, 211, 222,224, 229, 231, 240, 267, 272,281-282, 293, 296, 299, 320WWatchdog timer 47, 259, 276, 280,282-286, 292, 302, 307Watchpoint 2, 5-6, 316WDT 259, 276-280, 282, 284-287,304-306, 321Width 97WOVF 283, 285-286WPC 300, 313, 315-316WT/IT 284, 286-287D R A FT05-SA-10001 v1.0SuperH, Inc.SH-5 System Architecture, Volume 1: System
Page 1 and 2:
PRELIMINARY DATASuperH TM (SH)64-Bi
Page 3 and 4:
PRELIMINARY DATAContentsPrefacexi1
Page 5 and 6:
PRELIMINARY DATAv3 SH-5 CPU 533.1 I
Page 7 and 8:
PRELIMINARY DATAvii6.2 Interrupt so
Page 9 and 10:
PRELIMINARY DATAix8.5 Usage notes 1
Page 11 and 12:
PRELIMINARY DATAxi10.6 Reset contro
Page 13 and 14:
PRELIMINARY DATAPrefaceThis documen
Page 15 and 16:
PRELIMINARY DATAOverview1.1 Introdu
Page 17 and 18:
PRELIMINARY DATAIntroduction 3DM_CL
Page 19 and 20:
PRELIMINARY DATADebug architecture
Page 21 and 22:
PRELIMINARY DATADebug architecture
Page 23 and 24:
PRELIMINARY DATASystemorganization2
Page 25 and 26:
PRELIMINARY DATASuperHyway architec
Page 27 and 28:
Page 29 and 30:
Page 31 and 32:
Page 33 and 34:
PRELIMINARY DATACache coherency sup
Page 35 and 36:
PRELIMINARY DATAOther features 212.
Page 37 and 38:
PRELIMINARY DATASH-5 SuperHyway imp
Page 39 and 40:
PRELIMINARY DATASH-5 SuperHyway imp
Page 41 and 42:
PRELIMINARY DATASH-5 physical addre
Page 43 and 44:
PRELIMINARY DATASH-5 conventions 29
Page 45 and 46:
Page 47 and 48:
Page 49 and 50:
Page 51 and 52:
Page 53 and 54:
Page 55 and 56:
Page 57 and 58:
PRELIMINARY DATASH-5 endianess and
Page 59 and 60:
PRELIMINARY DATASH-5 endianess and
Page 61 and 62:
PRELIMINARY DATASH-5 undefined beha
Page 63 and 64:
Page 65 and 66:
Page 67 and 68:
PRELIMINARY DATASH-5 CPU3.1 Introdu
Page 69 and 70:
Page 71 and 72:
Page 73 and 74:
PRELIMINARY DATAMemory mapped regis
Page 75 and 76:
PRELIMINARY DATAMemory mapped regis
Page 77 and 78:
PRELIMINARY DATADMAcontrollerD R A
Page 79 and 80:
PRELIMINARY DATAOperation 654.3 Ope
Page 81 and 82:
PRELIMINARY DATAOperation 67In the
Page 83 and 84:
PRELIMINARY DATAOperation 69On-Chip
Page 85 and 86:
PRELIMINARY DATAOperation 71Before
Page 87 and 88:
PRELIMINARY DATARegister descriptio
Page 89 and 90:
Page 91 and 92:
Page 93 and 94:
Page 95 and 96:
Page 97 and 98:
Page 99 and 100:
Page 101 and 102:
Page 103 and 104:
Page 105 and 106:
PRELIMINARY DATADMAC SuperHyway tra
Page 107 and 108:
PRELIMINARY DATAPeripheralbridge5.1
Page 109 and 110:
PRELIMINARY DATAFunctionality 955.2
Page 111 and 112:
PRELIMINARY DATAOperation 975.3.3 P
Page 113 and 114:
PRELIMINARY DATAOperation 99Ports 5
Page 115 and 116:
PRELIMINARY DATAOperation 101PERIPH
Page 117 and 118:
PRELIMINARY DATAOperation 103The se
Page 119 and 120:
PRELIMINARY DATAOperation 105PERIPH
Page 121 and 122:
PRELIMINARY DATAInterruptcontroller
Page 123 and 124:
PRELIMINARY DATAFeatures 1096.1.2 P
Page 125 and 126:
PRELIMINARY DATAInterrupt sources 1
Page 127 and 128:
PRELIMINARY DATAInterrupt sources 1
Page 129 and 130:
PRELIMINARY DATAInterrupt exception
Page 131 and 132:
PRELIMINARY DATAInterrupt exception
Page 133 and 134:
Page 135 and 136:
Page 137 and 138:
Page 139 and 140:
Page 141 and 142:
Page 143 and 144:
Page 145 and 146:
Page 147 and 148:
Page 149 and 150:
Page 151 and 152:
PRELIMINARY DATAReal-timeclock (RTC
Page 153 and 154:
PRELIMINARY DATAOverview 1397.1.3 P
Page 155 and 156:
Page 157 and 158:
Page 159 and 160:
Page 161 and 162:
Page 163 and 164:
Page 165 and 166:
Page 167 and 168:
Page 169 and 170:
Page 171 and 172:
Page 173 and 174:
Page 175 and 176:
Page 177 and 178:
Page 179 and 180:
Page 181 and 182:
PRELIMINARY DATAOperation 167flag s
Page 183 and 184:
PRELIMINARY DATAInterrupts 1697.4 I
Page 185 and 186:
PRELIMINARY DATATimer unit(TMU)8.1
Page 187 and 188:
PRELIMINARY DATAOverview 1738.1.3 P
Page 189 and 190:
Page 191 and 192:
Page 193 and 194:
Page 195 and 196:
Page 197 and 198:
Page 199 and 200:
Page 201 and 202:
PRELIMINARY DATAOperation 1873 When
Page 203 and 204:
PRELIMINARY DATAOperation 189• Op
Page 205 and 206:
PRELIMINARY DATAInterrupts 1918.4 I
Page 207 and 208:
PRELIMINARY DATASerial commsinterfa
Page 209 and 210:
PRELIMINARY DATAOverview 1959.1.2 B
Page 211 and 212:
Page 213 and 214:
Page 215 and 216:
Page 217 and 218:
Page 219 and 220:
Page 221 and 222:
Page 223 and 224:
Page 225 and 226:
Page 227 and 228:
Page 229 and 230:
Page 231 and 232:
Page 233 and 234:
Page 235 and 236:
Page 237 and 238:
Page 239 and 240:
Page 241 and 242:
Page 243 and 244:
Page 245 and 246:
Page 247 and 248:
Page 249 and 250:
Page 251 and 252:
Page 253 and 254:
Page 255 and 256:
PRELIMINARY DATAOperation 241Bit 0
Page 257 and 258:
PRELIMINARY DATAOperation 243SCIF.S
Page 259 and 260:
PRELIMINARY DATAOperation 245ClockE
Page 261 and 262:
PRELIMINARY DATAOperation 247Serial
Page 263 and 264:
PRELIMINARY DATAOperation 2491Seria
Page 265 and 266:
PRELIMINARY DATAOperation 251NoNoNo
Page 267 and 268:
PRELIMINARY DATAOperation 2531Seria
Page 269 and 270:
PRELIMINARY DATAPower down 255Inter
Page 271 and 272:
PRELIMINARY DATAUsage notes 257Send
Page 273 and 274:
PRELIMINARY DATAClock, powerand res
Page 275 and 276:
PRELIMINARY DATAClock pulse generat
Page 277 and 278:
Page 279 and 280:
Page 281 and 282:
Page 283 and 284:
Page 285 and 286:
Page 287 and 288:
Page 289 and 290:
Page 291 and 292: PRELIMINARY DATAClock pulse generat
Page 293 and 294: PRELIMINARY DATAWatchdog timer 2791
Page 295 and 296: PRELIMINARY DATAWatchdog timer 281C
Page 297 and 298: PRELIMINARY DATAWatchdog timer 283C
Page 299 and 300: PRELIMINARY DATAWatchdog timer 285N
Page 301 and 302: PRELIMINARY DATAPower management un
Page 327 and 328: PRELIMINARY DATADebug and power man
Page 329 and 330: PRELIMINARY DATADebug and power man
Page 331 and 332: PRELIMINARY DATAReset controller 31
Page 337 and 338: PRELIMINARY DATAIndexAAddress 1-2,
Page 339 and 340: PRELIMINARY DATA325Endian 43, 58Bi-
Page 341: PRELIMINARY DATA327Physical memory
show all

SuperH (SH) 64-Bit RISC Series SH-5 System Architecture, Volume ...

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?