Etude de la fiabilité porteurs chauds et des performances des ...

tel-00117263, version 2 - 29 Jan 2007
Chapitre II
[25] M. Declercq and P. Jespers, in Analysis of interface properties in MOS transistors by
means of charge pumping measurements, vol. 9, pp. 244–253, 1974. c )
[26] C. T. Wang, Hot Carrier Design Considerations for MOS Devices and Circuits, V. N.
Reinhold, Ed., New York, 1992. II.18
[27] H. M. G. Groeseneken, “Basics and applications of charge pumping in submicron MOS-
FETs,” Microelectronic Reliability, no. 38, pp. 1379–1389, 1998. a )
[28] W. Chen, A. Balasinski, and T.-P. Ma, “Lateral profiling of oxide charge and interface
traps near MOSFET junctions,” IEEE Trans. Electron Devices, vol. 40, p. 187, 1993. b ),
II.3.2
[29] A. Bravaix, L. Gauthé, and D. Goguenheim, “Comparison of the carrier injection mecha-
nisms in low leakage and high speed HC9L7 PMOSFET’s,” Confidential STMicroelectro-
nics Crolles report, 2002. II.20
[30] S. S. Chung and al, “A novel direct determination of the interface traps in sub 100nm
CMOS devices with direct tunneling regime 12-16Å gate oxide,” in Symposium on VLSI
Technology, pp. 74, 2002. I.4.5, II.2.4
[31] S. Chung, “Low leakage reliability characterisation methodology for advanced CMOS
with gate oxide in 1nm range (invited),” in IEEE IEDM ’ 04, pp. 477, 2004. II.2.4
[32] M. G. Ancona and S. Saks, “Numerical simulation of 3-level charge pumping,” J. Appl.
phys, vol. 71, no. 9, pp. 4415–4421, 1992. II.3.1
[33] M. G. Ancona, N. Saks, and D. M. Carthy, “Lateral distribution of hot-carrier-induced
interface traps in MOSFET’s,” IEEE Trans. Electron Devices, vol. 35, no. 12, p. 2221,
1988. II.3.2
[34] M. Tsuchiaki, H. Hara, , T. Morimoto, and H. Iwai, “A new charge pumping method for
determining the spatial distribution of hot carrier induced fixed charge in p-MOSFET’s,”
IEEE Trans. Electron Devices, vol. 40, no. 10, pp. 1768–1779, October 1993. II.3.2
[35] W. Chen and T.-P. Ma, “A new technique for measuring lateral distribution of charge
oxide charge and interface traps near MOSFET junctions,” IEEE Trans. Electron Devices,
vol. 12, no. 7, pp. 393–395, 1991. II.3.2
[36] N.Saks, P. Heremans, L. Hove, H. Maes, R. D. Keersmaecker, and G. Declerck, “Observa-
tion of hot-hole injection in NMOS transistors using a modified floating-gate technique,”
IEEE Trans. Electron Devices, vol. 33, no. 10, p. 1529, 1986. II.3.3
[37] F. H. Gaensslen and M. Aitke, “Sensitive technique for measuring small MOS gate cur-
rents,” IEEE Trans. Electron Devices, vol. EDL-1, p. 231, 1980. II.3.3
[38] J. Marchetaux, M. Bourcerie, A. Boudou, and D. Vuillaume, “Application of the floating-
gate technique to the study of the n-MOSFET gate-current evolution due to hot-carrier
aging,” IEEE Electron Device Lett., vol. 11, no. 9, p. 406, 1990. II.3.3, II.3.3
105