17.05.2015 Views

~ National ~ Semiconductor - Al Kossow's Bitsavers

~ National ~ Semiconductor - Al Kossow's Bitsavers

~ National ~ Semiconductor - Al Kossow's Bitsavers

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

....<br />

~<br />

N<br />

~<br />

Z<br />

.....<br />

i<br />

Q<br />

15.0 Switching Characteristics (Continued)<br />

Register Write (Non Latched, ADSO = 1)<br />

RAO-3<br />

cs \.<br />

SWR<br />

ACK<br />

~l'IIw._<br />

WW<br />

~ wackl<br />

-<br />

r-- rwds<br />

ADO-7 00-7<br />

I<br />

-rswh--!<br />

t wackh<br />

I<br />

I rwdh<br />

TUF/9345-39<br />

Symbol Parameter Min Max Units<br />

rsws<br />

Register Select to Write Setup<br />

(Note 1)<br />

rswh Register Select Hold from Write 0 ns<br />

rwds Register Write Data Setup 20 ns<br />

rwdh Register Write Data Hold 21 ns<br />

wackl<br />

Write Low to ACK Low<br />

(Note 2)<br />

15<br />

n'bcyc + 30<br />

wackh Write High to ACK High 30 ns<br />

ww Write Width from ACK 50 ns<br />

Note 1: Assumes ADSO is high when RAO-3 changing.<br />

Note 2: liCK is not generated until CS and SWR are low and the NIC has synchronized to the register access. In Dual Bus systems additional cycles will be used for<br />

a local DMA or remote DMA to complete.<br />

ns<br />

ns<br />

1-90

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!